A New Hybrid Fault-Tolerant Architecture for Digital CMOS Circuits and Systems - researchr publication related

researchr

You are not signed in
Sign in
Sign up

D. A. Tran, Arnaud Virazel, Alberto Bosio, Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, Hans-Joachim Wunderlich. A New Hybrid Fault-Tolerant Architecture for Digital CMOS Circuits and Systems. J. Electronic Testing, 30(4):401-413, 2014. [doi]

The following publications are possibly variants of this publication:

A Hybrid Fault Tolerant Architecture for Robustness Improvement of Digital CircuitsD. A. Tran, Arnaud Virazel, Alberto Bosio, Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, Hans-Joachim Wunderlich. ats 2011: 136-141 [doi]

runs on WebDSL