The following publications are possibly variants of this publication:
- LPAC: A Low-Precision Accelerator for CNN on FPGAsTianyu Zhang, Tiantian Han, Lu Tian, Yi Li, Xijie Jia, Guangdong Liu, Pingbo An, Yingran Tan, Lingzhi Sui, Shaoxia Fang, Dongliang Xie, Michaela Blott, Yi Shan. fpga 2020: 316 [doi]
- A 65nm flash-based FPGA fabric optimized for low cost and powerJonathan W. Greene, Sinan Kaptanoglu, Wenyi Feng, Volker Hecht, Joel Landry, Fei Li, Anton Krouglyanskiy, Mihai Morosan, Val Pevzner. fpga 2011: 87-96 [doi]
- A low-overhead RO PUF design for Xilinx FPGAsSongwei Pei, Jingdong Zhang, Ruonan Wang. ieiceee, 15(5):20180093, 2018. [doi]
- Low Precision Floating Point Arithmetic for High Performance FPGA-based CNN AccelerationChen Wu, Mingyu Wang, Xinyuan Chu, Kun Wang, Lei He. fpga 2020: 318 [doi]