The following publications are possibly variants of this publication:
- A 0.6V 13b 20MS/s Two-Step TDC-Assisted SAR ADC with PVT Tracking and Speed-Enhanced TechniquesMinglei Zhang, Chi-Hang Chan, Yan Zhu 0001, Rui P. Martins. isscc 2019: 66-68 [doi]
- A 0.6-V 12-bit 13.2-fJ/conversion-step SAR ADC with time-domain VCDL-based comparator and metastability immunity techniqueXingyuan Tong, Wei Jin, Chunming Zhang, Xin Xin, Siwan Dong, Qinqin Li. mj, 122:105406, 2022. [doi]
- A 13-bit 180-MS/s SAR ADC with Efficient Capacitor-Mismatch Estimation and Dither EnhancementFan Ye 0001, Shuai Li, Min Zhu, Zhekan Ni, Junyan Ren. iscas 2019: 1-4 [doi]
- A 4.8 GS/s 11b Time-Interleaved TDC-Assisted SAR ADC with High-Speed Latch-based VTCHao Deng 0003, Phaneendra Bikkina, Esko Mikkola, Runxi Zhang, Jinghong Chen. esscirc 2023: 337-340 [doi]
- A 13-bit 1-MS/s SAR ADC With Rotation-Based Mismatch Error CancellationJing Zhang, Lulu Zhang, Xiong Zhou, Maurits Ortmanns, Qiang Li. iscas 2022: 6-10 [doi]
- A 400-MS/s 10-Bit SAR-Assisted Two-Step Digital-Slope ADCHao Deng 0003, Runxi Zhang, Jinghong Chen. mwscas 2023: 987-990 [doi]