The following publications are possibly variants of this publication:
- Configurable Circuits Featuring Dual-Threshold-Voltage Design With Three-Independent-Gate Silicon Nanowire FETsJian Zhang, Xifan Tang, Pierre-Emmanuel Gaillardon, Giovanni De Micheli. tcas, 61-I(10):2851-2861, 2014. [doi]
- TSPC Flip-Flop circuit design with three-independent-gate silicon nanowire FETsXifan Tang, Jian Zhang, Pierre-Emmanuel Gaillardon, Giovanni De Micheli. iscas 2014: 1660-1663 [doi]
- Efficient arithmetic logic gates using double-gate silicon nanowire FETsLuca Arnani, Pierre-Emmanuel Gaillardon, Giovanni De Micheli. newcas 2013: 1-4 [doi]
- Layout Technique for Double-Gate Silicon Nanowire FETs With an Efficient Sea-of-Tiles ArchitectureShashikanth Bobba, Giovanni De Micheli. tvlsi, 23(10):2103-2115, 2015. [doi]
- Self-checking ripple-carry adder with Ambipolar Silicon NanoWire FETOgun Turkyilmaz, Fabien Clermidy, Luca Gaetano AmarĂ¹, Pierre-Emmanuel Gaillardon, Giovanni De Micheli. iscas 2013: 2127-2130 [doi]
- A surface potential and current model for polarity-controllable silicon nanowire FETsJian Zhang, Pierre-Emmanuel Gaillardon, Giovanni De Micheli. essderc 2015: 48-51 [doi]