The following publications are possibly variants of this publication:
- 2 1.82 mW 2.2 GHz PLL Using Time-Based Integral Control in 65 nm CMOSJunheng Zhu, Romesh Kumar Nandwana, Guanghua Shu, Ahmed Elkholy, Seong Joong Kim, Pavan Kumar Hanumolu. jssc, 52(1):8-20, 2017. [doi]
- A 5GHz Digital Fractional-N PLL Using a 1-bit Delta-Sigma Frequency-to-Digital Converter in 65 nm CMOSMrunmay Talegaonkar, Tejasvi Anand, Ahmed Elkholy, Amr Elshazly, Romesh Kumar Nandwana, Saurabh Saxena, Brian Young, Woo-seok Choi, Pavan Kumar Hanumolu. jssc, 52(9):2306-2320, 2017. [doi]
- A 5 dBm 30.6% Efficiency 915 MHz Transmitter with $210\ \mu \mathrm{W}$ ULP PLL Employing Frequency Tripler and Digitally Controlled Duty/Phase Calibration BufferKyung-Sik Choi, Keun-Mok Kim, Jinho Ko, Sang-Gug Lee. asscc 2020: 1-4 [doi]