T. R. Viswanathan - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 17 from 17

2020

Level-Crossing Detection based Low-Power Sigma-Delta ADC for Sensor ApplicationsSudhanva Vasishta, K. R. Raghunandan, Ananth Dodabalapur, T. R. Viswanathan. mwscas 2020: 663-666 [doi]

2014

2013

Harmonic Rejection Mixing Techniques Using Clock-GatingAslam A. Rafi, T. R. Viswanathan. jssc, 48(8):1862-1874, 2013. [doi]

Operational current to frequency converterR. Yadav, K. R. Raghunandan, A. Dodabalapur, T. Lakshmi Viswanathan, T. R. Viswanathan. mwscas 2013: 900-903 [doi]

2012

An uncalibrated 2MHz, 6mW, 63.5dB SNDR discrete-time input VCO-based ΔΣ ADCJoseph Hamilton, Shouli Yan, T. R. Viswanathan. cicc 2012: 1-4 [doi]

Clock-gated harmonic rejection mixersAslam A. Rafi, T. R. Viswanathan. cicc 2012: 1-8 [doi]

2011

A Two-Stage ADC Architecture With VCO-Based Second StageA. K. Gupta, K. Nagaraj, T. R. Viswanathan. tcas, 58-II(11):734-738, 2011. [doi]

2010

A Discrete-Time Input Delta Sigma ADC Architecture Using a Dual-VCO-Based IntegratorJoseph Hamilton, Shouli Yan, T. R. Viswanathan. tcas, 57-II(11):848-852, 2010. [doi]

2009

Self-Biased Unity-Gain Buffers With Low Gain ErrorGuangmao Xing, Stephen H. Lewis, T. R. Viswanathan. tcas, 56-II(1):36-40, 2009. [doi]

2007

A 1.4 V Supply CMOS Fractional Bandgap ReferenceRaymond T. Perry, Stephen H. Lewis, A. Paul Brokaw, T. R. Viswanathan. jssc, 42(10):2180-2186, 2007. [doi]

2006

A Unity-Gain Buffer with Reduced Offset and Gain ErrorGuangmao Xing, Stephen H. Lewis, T. R. Viswanathan. cicc 2006: 825-828 [doi]

2002

A CMOS bandgap reference without resistorsArne E. Buck, Charles L. McDonald, Stephen H. Lewis, T. R. Viswanathan. jssc, 37(1):81-83, 2002. [doi]

2000

A dual-mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D converter in a 0.25-/spl mu/m digital CMOS processKrishnaswamy Nagaraj, David A. Martin, Mark Wolfe, Ranjan Chattopadhyay, Shanthi Pavan, Jason Cancio, T. R. Viswanathan. jssc, 35(12):1760-1768, 2000. [doi]

1999

Efficient 6-bit A/D converter using a 1-bit folding front endK. Nagaraj, F. Chen, T. R. Viswanathan. jssc, 34(8):1056-1062, 1999. [doi]

1993

A Non-uniform Sampling Technique for A/D ConversionN. Sayiner, Henrik V. Sorensen, T. R. Viswanathan. iscas 1993: 1220-1223

Sign in or sign up to see more results.

runs on WebDSL