The following publications are possibly variants of this publication:
- Characterizing the Reliability and Threshold Voltage Shifting of 3D Charge Trap NAND FlashWeihua Liu, Fei Wu 0005, Meng Zhang, Yifei Wang, Zhonghai Lu, Xiangfeng Lu, Changsheng Xie. date 2019: 312-315 [doi]
- Characterizing 3D Floating Gate NAND Flash: Observations, Analyses, and ImplicationsQin Xiong, Fei Wu 0005, Zhonghai Lu, Yue Zhu, You Zhou, Yibing Chu, Changsheng Xie, Ping Huang. tos, 14(2), 2018. [doi]
- Bits Mapping in Triple-level-cell (TLC) Charge-trap (CT) 3D NAND Flash Memory and its Applications to IoT SecurityYifang Xi, Xiaotong Fang, Yachen Kong, Yifan Guo, Hongzhe Lin, Xuepeng Zhan, Jiezhi Chen. icta3 2021: 69-71 [doi]
- Retention Correlated Read Disturb Errors in 3-D Charge Trap NAND Flash Memory: Observations, Analysis, and SolutionsYachen Kong, Meng Zhang 0014, Xuepeng Zhan, Rui Cao, Jiezhi Chen. tcad, 39(11):4042-4051, 2020. [doi]
- Large Suppression to Lateral Charge Migration (LCM) Related Error Bits in Charge-Trap TLC 3D NAND FlashKenie Xie, Pena Guo, Fei Chen, Binglu Chen, Xiaotong Fang, Jixuan Wu, Xuepeng Zhan, Jiezhi Chen. icta3 2022: 24-25 [doi]