Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Hsie-Chia Chang, Chien-Ching Lin, Fu-Ke Chang, Chen-Yi Lee. A Universal VLSI Architecture for Reed-Solomon Error-and-Erasure Decoders. IEEE Trans. on Circuits and Systems, 56-I(9):1960-1967, 2009. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Universal Reed-Solomon Decoder Using Hardware/Software Co-Design MethodSeung Wook Lee, Jong-Tae Kim. vlsi 2003: 279-284 High-speed VLSI architecture for parallel Reed-Solomon decoderHanho Lee. tvlsi, 11(2):288-294, 2003. [doi] High-speed VLSI architecture for parallel Reed-Solomon decoderHanho Lee. iscas 2003: 320-323 [doi] VLSI design of Reed-Solomon decoder architecturesHanho Lee, Meng-Lin Yu, Leilei Song. iscas 2000: 705-708 [doi]
The following publications are possibly variants of this publication: