The following publications are possibly variants of this publication:
- NBTI related degradation and lifetime estimation in p-channel power VDMOSFETs under the static and pulsed NBT stress conditionsIvica Manic, Danijel Dankovic, Aneta Prijic, Vojkan Davidovic, Snezana Djoric-Veljkovic, Snezana Golubovic, Zoran Prijic, Ninoslav Stojadinovic. mr, 51(9-11):1540-1543, 2011. [doi]
- Threshold voltage instabilities in p-channel power VDMOSFETs under pulsed NBT stressNinoslav Stojadinovic, D. Dankovic, I. Manic, A. Prijic, V. Davidovic, S. Djoric-Veljkovic, S. Golubovic, Z. Prijic. mr, 50(9-11):1278-1282, 2010. [doi]
- Effects of low gate bias annealing in NBT stressed p-channel power VDMOSFETsI. Manic, D. Dankovic, S. Djoric-Veljkovic, V. Davidovic, S. Golubovic, Ninoslav Stojadinovic. mr, 49(9-11):1003-1007, 2009. [doi]
- A review of pulsed NBTI in P-channel power VDMOSFETsDanijel Dankovic, Ivica Manic, Aneta Prijic, Vojkan Davidovic, Zoran Prijic, Snezana Golubovic, Snezana Djoric-Veljkovic, Albena Paskaleva, D. Spassov, Ninoslav Stojadinovic. mr, 82:28-36, 2018. [doi]
- Negative bias temperature instabilities in sequentially stressed and annealed p-channel power VDMOSFETsD. Dankovic, I. Manic, V. Davidovic, S. Djoric-Veljkovic, S. Golubovic, Ninoslav Stojadinovic. mr, 47(9-11):1400-1405, 2007. [doi]
- Effects of electrical stressing in power VDMOSFETsNinoslav Stojadinovic, I. Manic, V. Davidovic, D. Dankovic, S. Djoric-Veljkovic, S. Golubovic, S. Dimitrijev. mr, 45(1):115-122, 2005. [doi]
- Mechanisms of positive gate bias stress induced instabilities in power VDMOSFETsNinoslav Stojadinovic, I. Manic, S. Djoric-Veljkovic, V. Davidovic, S. Golubovic, S. Dimitrijev. mr, 41(9-10):1373-1378, 2001.