An Efficient BIST Architecture for Delay Faults in the Logic Cells of Symmetrical SRAM-Based FPGAs

Patrick Girard, Olivier Héron, Serge Pravossoudovitch, Michel Renovell. An Efficient BIST Architecture for Delay Faults in the Logic Cells of Symmetrical SRAM-Based FPGAs. J. Electronic Testing, 22(2):161-172, 2006. [doi]

Abstract

Abstract is missing.