The following publications are possibly variants of this publication:
- Temperature-aware software-based self-testing for delay faultsYing Zhang, Zebo Peng, Jianhui Jiang, Huawei Li, Masahiro Fujita. date 2015: 423-428 [doi]
- Instruction-Based Delay Fault Self-Testing of Processor CoresVirendra Singh, Michiko Inoue, Kewal K. Saluja, Hideo Fujiwara. vlsid 2004: 933 [doi]
- Instruction-based delay fault self-testing of pipelined processor coresVirendra Singh, Michiko Inoue, Kewal K. Saluja, Hideo Fujiwara. iscas 2005: 5686-5689 [doi]
- Instruction-Based Self-Testing of Delay Faults in Pipelined ProcessorsVirendra Singh, Michiko Inoue, Kewal K. Saluja, Hideo Fujiwara. tvlsi, 14(11):1203-1215, 2006. [doi]
- BMC-Based Temperature-Aware SBST for Worst-Case Delay Fault Testing Under High TemperatureYing Zhang 0040, Yi Ding, Zebo Peng, Huawei Li, Masahiro Fujita, Jianhui Jiang. tvlsi, 30(11):1677-1690, 2022. [doi]