The following publications are possibly variants of this publication:
- A 32 Gb/s PAM-4 Optical Transceiver With Active Back Termination in 40 nm CMOS TechnologyWei-Hsiang Ho, Yi-Hsun Hsieh, Boris Murmann, Wei-Zen Chen. ojcands, 2:56-64, 2021. [doi]
- A 40 Gb/s Serial Link Transceiver in 28 nm CMOS TechnologyReza Navid, E.-Hung Chen, Masum Hossain, Brian S. Leibowitz, Jihong Ren, Chuen-huei Adam Chou, Barry Daly, Marko Aleksic, Bruce Su, Simon Li, Makarand Shirasgaonkar, Fred Heaton, Jared Zerbe, John C. Eble. jssc, 50(4):814-827, 2015. [doi]
- 4×25 Gb/s Transceiver With Optical Front-end for 100 GbE System in 65 nm CMOS TechnologyPing-Chuan Chiang, Jhih-Yu Jiang, Hao-Wei Hung, Chin-Yang Wu, Gaun-Sing Chen, Jri Lee. jssc, 50(2):573-585, 2015. [doi]
- A 1.4 pJ/bit, Power-Scalable 16×12 Gb/s Source-Synchronous I/O With DFE Receiver in 32 nm SOI CMOS TechnologyTimothy O. Dickson, Yong Liu, Sergey V. Rylov, Ankur Agrawal, Seongwon Kim, Ping-Hsuan Hsieh, John F. Bulzacchelli, Mark A. Ferriss, Herschel A. Ainspan, Alexander Rylyakov, Benjamin D. Parker, Michael P. Beakes, Christian W. Baks, Lei Shan, Young Hoon Kwark, José A. Tierno, Daniel J. Friedman. jssc, 50(8):1917-1931, 2015. [doi]