Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Xuejue Huang, Phillip J. Restle, Thomas J. Bucelot, Yu Cao, Tsu-Jae King 0001, Chenming Hu. Loop-based interconnect modeling and optimization approach for multigigahertz clock network design. J. Solid-State Circuits, 38(3):457-463, 2003. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Loop-based interconnect modeling and optimization approach for multi-GHz clock network designXuejue Huang, Phillip J. Restle, Thomas J. Bucelot, Yu Cao, Tsu-Jae King 0001. cicc 2002: 19-22 [doi] Design Synthesis from Interaction and State-Based SpecificationsJun Sun 0001, Jin Song Dong. TSE, 32(6):349-364, 2006. [doi]
The following publications are possibly variants of this publication: