The following publications are possibly variants of this publication:
- Unified 3D test architecture for variable test data bandwidth across pre-bond, partial stack, and post-bond testYu-Wei Lee, Nur A. Touba. dft 2013: 184-189 [doi]
- Logic BIST Architecture Using Staggered Launch-on-Shift for Testing Designs Containing Asynchronous Clock DomainsShianling Wu, Laung-Terng Wang, Lizhen Yu, Hiroshi Furukawa, Xiaoqing Wen, Wen-Ben Jone, Nur A. Touba, Feifei Zhao, Jinsong Liu, Hao-Jan Chao, Fangfang Li, Zhigang Jiang. dft 2010: 358-366 [doi]
- Global Built-In Self-Repair for 3D memories with redundancy sharing and parallel testingXiaodong Wang, Dilip P. Vasudevan, Hsien-Hsin S. Lee. 3dic 2012: 1-8 [doi]