The following publications are possibly variants of this publication:
- 8T single-ended sub-threshold SRAM with cross-point data-aware write operationYi-Wei Chiu, Jihi-Yu Lin, Ming-Hsien Tu, Shyh-Jye Jou, Ching-Te Chuang. islped 2010: 169-174 [doi]
- Testing of a low-VMIN data-aware dynamic-supply 8T SRAMChen-Wei Lin, Chin-Yuan Huang, Mango Chia-Tso Chao. vts 2013: 1-6 [doi]
- A 55nm 0.55v 6T SRAM with variation-tolerant dual-tracking word-line under-drive and data-aware write-assistYi-Wei Lin, Hao-I Yang, Geng-Cing Lin, Chi-Shin Chang, Ching-Te Chuang, Wei Hwang, Chia-Cheng Chen, Willis Shih, Huan-Shun Huang. islped 2012: 79-84 [doi]
- A high-performance low VMIN 55nm 512Kb disturb-free 8T SRAM with adaptive VVSS controlHao-I Yang, Shih-Chi Yang, Mao-Chih Hsia, Yung-Wei Lin, Yi-Wei Lin, Chien-Hen Chen, Chi-Shin Chang, Geng-Cing Lin, Yin-Nien Chen, Ching-Te Chuang, Wei Hwang, Shyh-Jye Jou, Nan-Chun Lien, Hung-Yu Li, Kuen-Di Lee, Wei-Chiang Shih, Ya-Ping Wu, Wen-Ta Lee, Chih-Chiang Hsu. socc 2011: 197-200 [doi]
- An 8T SRAM With On-Chip Dynamic Reliability Management and Two-Phase Write Operation in 28-nm FDSOIZhao Chuan Lee, M. Sultan M. Siddiqui, Zhi-Hui Kong, Tony Tae-Hyoung Kim. jssc, 54(7):2091-2101, 2019. [doi]