The following publications are possibly variants of this publication:
- Critical Path Selection for Deep Sub-Micron Delay Test and Timing ValidationJing-Jia Liou, Li-C. Wang, Angela Krstic, Kwang-Ting (Tim) Cheng. ieiceta, 86-A(12):3038-3048, 2003. [doi]
- Path Selection for Delay Testing of Deep Sub-Micron Devices Using Statistical Performance Sensitivity AnalysisJing-Jia Liou, Kwang-Ting Cheng, Deb Aditya Mukherjee. vts 2000: 97-104 [doi]
- Pattern Selection for Testing of Deep Sub-Micron Timing DefectsMango Chia-Tso Chao, Li-C. Wang, Kwang-Ting Cheng. date 2004: 160 [doi]
- False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validationJing-Jia Liou, Angela Krstic, Li-C. Wang, Kwang-Ting Cheng. dac 2002: 566-569 [doi]
- Critical path selection for delay fault testing based upon a statistical timing modelLi-C. Wang, Jing-Jia Liou, Kwang-Ting Cheng. tcad, 23(11):1550-1565, 2004. [doi]
- Automatic post-layout flow validation tool for Deep Sub-micron process design kitsPinping Sun, Cole Zemke, Wayne H. Woods, Nick Perez, Hailing Wang, Essam Mina, Barbara Dewitt. isqed 2011: 469-472 [doi]