The following publications are possibly variants of this publication:
- 2 718GOPS Configurable Spiking Convolutional Sparse Coding Accelerator in 40-nm CMOSChester Liu, Sung-gun Cho, Zhengya Zhang. jssc, 53(10):2818-2827, 2018. [doi]
- 2 141mW 898GOPS sparse neuromorphic processor in 40nm CMOSPhil Knag, Chester Liu, Zhengya Zhang. vlsic 2016: 1-2 [doi]
- 2 Configurable Successive-Cancellation List Polar Decoder using Split-Tree Architecture in 40nm CMOSYaoyu Tao, Sung-gun Cho, Zhengya Zhang. vlsic 2019: 240 [doi]
- BIOS: A 40nm Bionic Sensor-defined 0.47pJ/SOP, 268.7TSOPs/W Configurable Spiking Neuron-in-Memory Processor for Wearable HealthcareFengshi Tian, Xiaomeng Wang, Jinbo Chen, Jiakun Zheng, Hui Wu, Xuejiao Liu, Fengbin Tu, Jie Yang 0033, Mohamad Sawan, Chi-Ying Tsui, Kwang-Ting (Tim) Cheng. esscirc 2023: 225-228 [doi]
- A Configurable Spiking Convolution Architecture Supporting Multiple Coding Schemes on FPGAJian Zhang, Ran Wang, Tengbo Wang, Jia Liu, Shibo Dang, Guohe Zhang. tcasII, 69(12):5089-5093, 2022. [doi]
- 2 frequency synthesizer in 40nm CMOS with 0.19psrms jitter andYuLi Hsueh, Lan-chou Cho, Chih-Hsien Shen, Yi-Chien Tsai, Tzu-Chan Chueh, Tao-Yao Chang, Jui-Lin Hsu, Jing-Hong Conan Zhan. isscc 2014: 472-473 [doi]