The following publications are possibly variants of this publication:
- A 33-mW 8-Gb/s CMOS clock multiplier and CDR for highly integrated I/OsRamin Farjad-Rad, Anhtuyet Nguyen, James Tran, Trey Greer, John Poulton, William J. Dally, John H. Edmondson, Ramesh Senthinathan, Rohit Rathi, Ming-Ju Edward Lee, Hiok-Tiaq Ng. jssc, 39(9):1553-1561, 2004. [doi]
- A digital wideband CDR with ±15.6kppm frequency tracking at 8Gb/s in 40nm CMOSHui Pan, Magesh Valliappan, Wei Zhang, Kambiz Vakilian, Seong Ho Lee, Hamid Hatamkhani, Mario Caresosa, Karo Khanoyan, Haitao Tong, Duke Tran, Anthony Brewster, Ichiro Fujimori. isscc 2011: 442-444 [doi]
- A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chipsRamin Farjad-Rad, William J. Dally, Hiok-Tiaq Ng, Ramesh Senthinathan, M.-J. Edward Lee, Rohit Rathi, John Poulton. jssc, 37(12):1804-1812, 2002. [doi]