Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Chengxian Pan, Chunqi Shi, Guoliang Zhao, Boxiao Liu, Leilei Huang, Runxi Zhang. A 21.3-24.5Gb/s low jitter PLL-based clock and data recovery circuit with cascode-coupled quadrature LC-VCO. IEICE Electronic Express, 19(24):20220432, 2022. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: 180.5Mbps-8Gbps DLL-based clock and data recovery circuit with low jitter performanceYuequan Liu, Yuan Wang, Song Jia, Xing Zhang. iscas 2015: 1394-1397 [doi] Fast acquisition clock and data recovery circuit with low jitterRuiyuan Zhang, George S. La Rue. jssc, 41(5):1016-1024, 2006. [doi]
The following publications are possibly variants of this publication: