The following publications are possibly variants of this publication:
- A Highly Reliable RRAM Physically Unclonable Function Utilizing Post-Process Randomness SourceBohan Lin, Yachuan Pang, Bin Gao 0006, Jianshi Tang, Dong Wu, Ting-Wei Chang, Wei-En Lin, Xiaoyu Sun, Shimeng Yu, Meng-Fan Chang, He Qian, Huaqiang Wu. jssc, 56(5):1641-1650, 2021. [doi]
- 36.5 An Automatic Self-Checking and Healing Physically Unclonable Function (PUF) with <3 × 10⁻⁸ Bit Error RateYan He, Dai Li, Zhanghao Yu, Kaiyuan Yang. isscc 2021: 506-508 [doi]
- ASCH-PUF: A "Zero" Bit Error Rate CMOS Physically Unclonable Function With Dual-Mode Low-Cost StabilizationYan He, Dai Li, Zhanghao Yu, Kaiyuan Yang 0001. jssc, 58(7):2087-2097, 2023. [doi]
- A Spatial Majority Voting Technique to Reduce Error Rate of Physically Unclonable FunctionsPatrick Koeberl, Jiangtao Li 0001, Wei Wu. intrust 2013: 36-52 [doi]
- 2 EE/CMOS Hybrid SRAM Physically Unclonable Function with < 1E-7 Bit Error Rate Achieved through Hot Carrier Injection Burn-inKunyang Liu, Hongliang Pu, Hirofumi Shinohara. cicc 2020: 1-4 [doi]
- A 4-fJ/b Delay-Hardened Physically Unclonable Function Circuit With Selective Bit Destabilization in 14-nm Trigate CMOSSudhir Satpathy, Sanu K. Mathew, Vikram Suresh, Mark A. Anders, Himanshu Kaul, Amit Agarwal, Steven Hsu, Gregory K. Chen, Ram K. Krishnamurthy, Vivek K. De. jssc, 52(4):940-949, 2017. [doi]