The following publications are possibly variants of this publication:
- All-digital ΔΣ TDC with differential bi-directional gated-delay-line time integratorYoung-Jun Park, Fei Yuan. mwscas 2017: 1513-1516 [doi]
- All-digital ΔΣ time-to-digital converter with Bi-Directional gated delay line time integratorYoung-Jun Park, Parth Parekh, Fei Yuan. mj, 81:179-191, 2018. [doi]
- All-Digital ∆Σ TDC with Current-Starved Bi-Directional Gated Delay Line Time IntegratorFei Yuan, Parth Parekh. mwscas 2019: 493-496 [doi]
- Power-Silicon Efficient All-Digital △Σ TDC with Differential Gated Delay Line Time IntegratorParth Parekh, Fei Yuan. newcas 2018: 191-194 [doi]
- All-Digital Time Integrator Using Bi-Directional Gated Vernier Delay LineParth Parekh, Fei Yuan, Yushi Zhou. mwscas 2020: 321-324 [doi]
- Time-based all-digital Δ Σ time-to-digital converter with pre-skewed bi-directional gated delay line time integratorFei Yuan, Parth Parekh. iet-cds, 14(1):25-34, 2020. [doi]
- All-Digital Time Integrator with Bi-Directional Gated Ring Oscillator / Shift RegisterFei Yuan. iscas 2023: 1-5 [doi]
- A 0.4-mW, 4.7-ps Resolution Single-Loop ΔΣ TDC Using a Half-Delay Time IntegratorChan-Keun Kwon, Hoon Ki Kim, Jongsun Park, Soo-Won Kim. tvlsi, 24(3):1184-1188, 2016. [doi]
- Performance Limits of Gated Delay Line Time IntegratorsFei Yuan. ccece 2022: 213-218 [doi]