The following publications are possibly variants of this publication:
- Shrunk-2-D: A Physical Design Methodology to Build Commercial-Quality Monolithic 3-D ICsShreepad Panth, Kambiz Samadi, Yang Du, Sung Kyu Lim. tcad, 36(10):1716-1724, 2017. [doi]
- Pin-3D: A Physical Synthesis and Post-Layout Optimization Flow for Heterogeneous Monolithic 3D ICsSai Surya Kiran Pentapati, Kyungwook Chang, Vassilios Gerousis, Rwik Sengupta, Sung Kyu Lim. iccad 2020: 1-9 [doi]
- Advances in Design and Test of Monolithic 3-D ICsArjun Chaudhuri, Sanmitra Banerjee, Heechun Park, Jinwoo Kim, Gauthaman Murali, Edward Lee, Daehyun Kim, Sung Kyu Lim, Saibal Mukhopadhyay, Krishnendu Chakrabarty. dt, 37(4):92-100, 2020. [doi]
- A Machine Learning-Powered Tier Partitioning Methodology for Monolithic 3-D ICsYi-Chen Lu, Sai Pentapati, Lingjun Zhu, Gauthaman Murali, Kambiz Samadi, Sung Kyu Lim. tcad, 41(11):4575-4586, 2022. [doi]
- Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-Level 3-D ICsBon Woong Ku, Kyungwook Chang, Sung Kyu Lim. tcad, 39(6):1151-1164, 2020. [doi]
- Snap-3D: A Constrained Placement-Driven Physical Design Methodology for High Performance 3-D ICsPruek Vanna-Iampikul, Chengjia Shao, Yi-Chen Lu, Sai Pentapati, Yun Heo, Jae-Seung Choi, Sung Kyu Lim. tcad, 42(7):2331-2335, July 2023. [doi]
- System-Level Power Delivery Network Analysis and Optimization for Monolithic 3-D ICsKyungwook Chang, Shidhartha Das, Saurabh Sinha, Brian Cline, Greg Yeric, Sung Kyu Lim. tvlsi, 27(4):888-898, 2019. [doi]
- Adaptive Regression-Based Thermal Modeling and Optimization for Monolithic 3-D ICsSandeep Kumar Samal, Shreepad Panth, Kambiz Samadi, Mehdi Saedi, Yang Du, Sung Kyu Lim. tcad, 35(10):1707-1720, 2016. [doi]
- Design and CAD methodologies for low power gate-level monolithic 3D ICsShreepad A. Panth, Kambiz Samadi, Yang Du, Sung Kyu Lim. islped 2014: 171-176 [doi]