The following publications are possibly variants of this publication:
- A Wide Power-Supply Range (0.5V-to-1.3V) Wide Tuning Range (500 MHz-to-8 GHz) All-Static CMOS AD PLL in 65nm SOIAlexander Rylyakov, José A. Tierno, George English, Daniel J. Friedman, M. Megheli. isscc 2007: 172-173 [doi]
- A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOIJosé A. Tierno, Alexander V. Rylyakov, Daniel J. Friedman. jssc, 43(1):42-51, 2008. [doi]
- A 28 GHz Hybrid PLL in 32 nm SOI CMOSMark A. Ferriss, Alexander Rylyakov, José A. Tierno, Herschel A. Ainspan, Daniel J. Friedman. jssc, 49(4):1027-1035, 2014. [doi]
- A 23.5 GHz PLL With an Adaptively Biased VCO in 32 nm SOI-CMOSJean-Olivier Plouchart, Mark A. Ferriss, A. S. Natarajan, Alberto Valdes-Garcia, Bodhisatwa Sadhu, Alexander Rylyakov, Benjamin D. Parker, Michael P. Beakes, Aydin Babakhani, Soner Yaldiz, Larry T. Pileggi, Ramesh Harjani, Scott K. Reynolds, José A. Tierno, Daniel J. Friedman. tcas, 60-I(8):2009-2017, 2013. [doi]