The following publications are possibly variants of this publication:
- A 52-Gb/s Sub-1-pJ/bit PAM4 Receiver in 40-nm CMOS for Low-Power InterconnectsCan Wang, Li Wang, Zhao Zhang 0004, Milad Kalantari Mahmoudabadi, Weimin Shi, C. Patrick Yue. ojcands, 2:46-55, 2021. [doi]
- A 64-Gb/s 0.33-pJ/bit PAM4 Receiver Analog Front-End with a Single-Stage Triple-Peaking CTLE Achieving 22.5-dB Boost in 40-nm CMOS ProcessGuoqing Wang, Zhao Zhang 0004, Xinyu Shen, Zhaoyu Zhang, Jian Liu 0021, Nanjian Wu, Liyuan Liu. icta3 2023: 120-121 [doi]
- A Fully Integrated 25 Gb/s Low-Noise TIA+CDR Optical Receiver Designed in 40-nm-CMOSJuncheng Wang, Quan Pan, Yajie Qin, XueFeng Chen, Shang Hu, Rui Bai, Xin Wang, Yaxin Cai, Tao Xia, Yuanxi Zhang, Jianxu Ma, Nan Qi, Patrick Yin Chiang. tcas, 66-II(10):1698-1702, 2019. [doi]
- A 160-Gb/s 0.37-pJ/bit PAM4 Optical Receiver in 28-nm CMOSLeiming Wang, Xiongshi Luo, Dongfan Xu, Zhang Qiu, Yiyang Yan, Quan Pan 0002. apccas 2021: 333-336 [doi]
- A 40 Gb/s PAM4 SerDes Receiver in 65nm CMOS TechnologyWeifeng Fu, Qingsheng Hu, Rong Wang. ccece 2018: 1-4 [doi]
- A low jitter 50Gb/s PAM4 CDR of Receiver in 40nm CMOS TechnologyMengshuai Wang, Yingmei Chen, Jinlei Yuan. wcsp 2020: 349-352 [doi]
- A 64-Gb/s Reference-Less PAM4 CDR with Asymmetrical Linear Phase Detector Soring 231.5-fsrms Clock Jitter and 0.21-pJ/bit Energy Efficiency in 40-nm CMOSZhao Zhang, Zhaoyu Zhang, Yong Chen, Nan Qi, Jian Liu, Nanjian Wu, Liyuan Liu. vlsit 2023: 1-2 [doi]