The following publications are possibly variants of this publication:
- A 28 nm Dual-Port SRAM Macro With Screening Circuitry Against Write-Read Disturb Failure IssuesYuichiro Ishii, Hidehiro Fujiwara, Shinji Tanaka, Yasumasa Tsukamoto, Koji Nii, Yuji Kihara, K. Yanagisawa. jssc, 46(11):2535-2544, 2011. [doi]
- A 28nm high density 1R/1W 8T-SRAM macro with screening circuitry against read disturb failureMakoto Yabuuchi, Hidehiro Fujiwara, Yasumasa Tsukamoto, M. Tanaka, Shinji Tanaka, Koji Nii. cicc 2013: 1-4 [doi]
- Disturbance Aware Dynamic Power Reduction in Synchronous 2RW Dual-Port 8T SRAM by Self-Adjusting Wordline Pulse TimingYoshisato Yokoyama, Koji Nii, Yuichiro Ishii, Shinji Tanaka, Kazutoshi Kobayashi. jssc, 58(7):2098-2108, 2023. [doi]
- A 298-fJ/writecycle 650-fJ/readcycle 8T three-port SRAM in 28-nm FD-SOI process technology for image processorHaruki Mori, Tomoki Nakagawa, Yuki Kitahara, Y. Kawamoto, K. Takagi, Shusuke Yoshimoto, Shintaro Izumi, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto. cicc 2015: 1-4 [doi]
- A 28-nm 484-fJ/writecycle 650-fJ/readcycle 8T Three-Port FD-SOI SRAM for Image ProcessorHaruki Mori, Yohei Umeki, Shusuke Yoshimoto, Shintaro Izumi, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto. ieicet, 99-C(8):901-908, 2016. [doi]