The following publications are possibly variants of this publication:
- A 25.4-to-29.5GHz 10.2mW Isolated Sub-Sampling PLL Achieving -252.9dB Jitter-Power FoM and -63dBc Reference SpurZunsong Yang, Yong Chen 0005, Shiheng Yang, Pui-In Mak, Rui P. Martins. isscc 2019: 270-272 [doi]
- A 3.3-GHz 4.6-mW Fractional-N Type-II Hybrid Switched-Capacitor Sampling PLL Using CDAC-Embedded Digital Integral Path with -80-dBc Reference SpurZule Xu, Masaru Osada, Tetsuya Iizuka. vlsic 2021: 1-2 [doi]
- A 12.75-to-16-GHz Spur-Jitter-Joint-Optimization SS-PLL Achieving -94.55-dBc Reference Spur, 31.9-fs Integrated Jitter and -260.1-dB FoMYixi Li, Zhao Zhang 0004, Yong Chen 0005, Xinyu Shen, Zhao Zhang, Nan Qi, Jian Liu 0021, Nanjian Wu, Liyuan Liu. asscc 2023: 1-3 [doi]
- A O.4V-VDD 2.25-to-2.75GHz ULV-SS-PLL Achieving 236.6fsrms Jitter, -253.8dB Jitter-Power FoM, and -76.1dBc Reference SpurZhao Zhang 0004, Xinyu Shen, Zhaoyu Zhang, Guike Li, Nan Qi, Jian Liu 0021, Yong Chen, Nanjian Wu, Liyuan Liu. isscc 2023: 86-87 [doi]
- A 3.3-GHz Integer N-Type-II Sub-Sampling PLL Using a BFSK-Suppressed Push-Pull SS-PD and a Fast-Locking FLL Achieving -82.2-dBc REF Spur and -255-dB FOMZunsong Yang, Yong Chen 0005, Jia Yuan, Pui-In Mak, Rui Paulo Martins. tvlsi, 30(2):238-242, 2022. [doi]