The following publications are possibly variants of this publication:
- Design methodology of high performance on-chip global interconnect using terminated transmission-lineYulei Zhang, Ling Zhang, Alina Deutsch, George A. Katopis, Daniel M. Dreps, James F. Buckwalter, Ernest S. Kuh, Chung-Kuan Cheng. isqed 2009: 451-458 [doi]
- System level interconnect design for network-on-chip using interconnect IPsJian Liu, Meigen Shen, Li-Rong Zheng, Hannu Tenhunen. slip 2003: 117-124 [doi]
- Repeated On-Chip Interconnect Analysis and Evaluation of Delay, Power, and Bandwidth Metrics under Different Design GoalsLing Zhang, Hongyu Chen, Bo Yao, Kevin Hamilton, Chung-Kuan Cheng. isqed 2007: 251-256 [doi]
- Buffering global interconnects in structured ASIC designTianpei Zhang, Sachin S. Sapatnekar. aspdac 2005: 23-26 [doi]
- Buffering global interconnects in structured ASIC designTianpei Zhang, Sachin S. Sapatnekar. integration, 41(2):171-182, 2008. [doi]