The following publications are possibly variants of this publication:
- STT-RAM cell design optimization for persistent and non-persistent error rate reduction: A statistical design viewYaojun Zhang, XiaoBin Wang, Yiran Chen. iccad 2011: 471-477 [doi]
- A Novel Hybrid Last Level Cache Based on Multi-retention STT-RAM CellsHongguang Zhang, Minxuan Zhang, Zhenyu Zhao, Shuo Tian. aca 2016: 28-39 [doi]
- A Novel L1 Cache Based on Volatile STT-RAMHongguang Zhang, Minxuan Zhang. nccet 2016: 32-39 [doi]
- Persistent and Nonpersistent Error Optimization for STT-RAM Cell DesignYaojun Zhang, Bonan Yan, XiaoBin Wang, Yiran Chen. tcad, 36(7):1181-1192, 2017. [doi]