The following publications are possibly variants of this publication:
- Impact of Gate Stack Thermal Budget on NBTI Reliability in Gate-All-Around Nanosheet P-type DevicesHuimei Zhou, Miaomiao Wang, Nicolas Loubet, Andrew Gaul, Yasir Sulehria. irps 2023: 1-6 [doi]
- Bias Temperature Instability Reliability in Stacked Gate-All-Around Nanosheet TransistorMiaomiao Wang, Jingyun Zhang, Huimei Zhou, Richard G. Southwick, Robin Hsin Kuo Chao, Xin Miao, Veeraraghavan S. Basker, Tenko Yamashita, Dechao Guo, Gauri Karve, Huiming Bu, James H. Stathis. irps 2019: 1-6 [doi]
- HCI and NBTI induced degradation in gate-all-around silicon nanowire transistorsRu Huang, Runsheng Wang, Changze Liu, LiangLiang Zhang, Jing Zhuge, Yu Tao, Jinbin Zou, Yuchao Liu, Yangyuan Wang. mr, 51(9-11):1515-1520, 2011. [doi]