J. A. Peperstraete - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 31 from 31

1998

Code Generation for Compiled Bit-True Simulation of DSP ApplicationsLuc De Coster, Marleen Adé, Rudy Lauwereins, J. A. Peperstraete. isss 1998: 9-14 [doi]

Rapid prototyping of an adaptive noise canceler using GRAPELuc De Coster, Rudy Lauwereins, J. A. Peperstraete. sigpro, 64(1):61-70, 1998. [doi]

1997

Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP-FPGA TargetsMarleen Adé, Rudy Lauwereins, J. A. Peperstraete. dac 1997: 64-69 [doi]

Data routing in dataflow graphsLuc De Coster, Rudy Lauwereins, J. A. Peperstraete. rsp 1997: 100-106 [doi]

1996

1995

Hardware-software codesign with GRAPEMarleen Adé, Rudy Lauwereins, J. A. Peperstraete. rsp 1995: 40-47 [doi]

Kernel services approach to fault-masking in real-time applicationsManga J. P. Bekambo, Johan Vounckx, Geert Deconinck, R. Cuyvers, Rudy Lauwereins, J. A. Peperstraete. ecrts 1995: 336-343 [doi]

Compile-time scheduling with resource-constraintsGreet Bilsen, Rudy Lauwereins, J. A. Peperstraete. hicss 1995: 153-162 [doi]

A User-triggered Checkpointing Library for Computationintensive ApplicationsGeert Deconinck, Johan Vounckx, Rudy Lauwereins, J. A. Peperstraete. pdpcs 1995: 321-324

Grape-II: A System-Level Prototyping Environment for DSP ApplicationsRudy Lauwereins, Marc Engels, Marleen Adé, J. A. Peperstraete. Computer, 28(2):35-43, 1995.

A User-Adaptable Fault Tolerant Motor Controller using an Argument Flow Multiprocessor SystemJ. A. Peperstraete, R. Cuyvers, Rudy Lauwereins. pdpcs 1995: 317-320

A Loader for Injured Massively Parallel Regular NetworksJohan Vounckx, Geert Deconinck, Rudy Lauwereins, J. A. Peperstraete. pdpcs 1995: 178-180

1994

Buffer memory requirements in DSP applicationsMarleen Adé, Rudy Lauwereins, J. A. Peperstraete. rsp 1994: 108-123 [doi]

VLSI complexity reduction by piece-wise approximation of the sigmoid functionValeriu Beiu, J. A. Peperstraete, Joos Vandewalle, Rudy Lauwereins. esann 1994: [doi]

Closse Approximations of Sigmoid Functions by Sum of Step for VLSI Implementation of Neural NetworksValeriu Beiu, J. A. Peperstraete, Joos Vandewalle, Rudy Lauwereins. cuza, 3:5-34, 1994.

Control of a Dead-time Process by a Fuzzy AlgorithmManga J. P. Bekambo, J. A. Peperstraete. appinf 1994: 143-145

PDG: A Portable Process-Level Debugger for CSP-Style Parallel ProgramsChris Caerts, Rudy Lauwereins, J. A. Peperstraete. hicss 1994: 634-643

Geometric parallelism and cyclo-static data flow in GRAPE-IIRudy Lauwereins, Piet Wauters, Marleen Adé, J. A. Peperstraete. rsp 1994: 90-107 [doi]

Fault-Tolerant Compact Routing Based on Reduced Structural Information in Wormhole-Switching Based NetworksJohan Vounckx, Geert Deconinck, Rudy Lauwereins, J. A. Peperstraete. sirocco 1995: 125-148

1993

Efficient decomposition of comparison and its applicationsValeriu Beiu, J. A. Peperstraete, Joos Vandewalle, Rudy Lauwereins. esann 1993: [doi]

Design of a processing board for a programmable multi-VSP systemMarc Engels, Rudy Lauwereins, J. A. Peperstraete, Arthur H. M. van Roermund. vlsisp, 5(2-3):171-184, 1993. [doi]

1992

GRAPE-II: a tool for the rapid prototyping of multi-rate asynchronous DSP applications on heterogeneous multiprocessorsRudy Lauwereins, Marc Engels, J. A. Peperstraete. rsp 1992: 24-37 [doi]

1991

A Powerful Hig-Level Debugger for Parallel ProgramsChris Caerts, Rudy Lauwereins, J. A. Peperstraete. acpc 1992: 54-64

Rapid Prototyping for DSP Systems with MultiprocessorsMarc Engels, Rudy Lauwereins, J. A. Peperstraete. dt, 8(2):52-62, 1991. [doi]

1990

Parallel processing enables the real-time emulation of DSP ASICsRudy Lauwereins, Marc Engels, J. A. Peperstraete. rsp 1990: 65-74 [doi]

1987

An Integrated Software-Hardware Multiprocesor ProjectRudy Lauwereins, J. A. Peperstraete. icpp 1987: 618-620

1983

Implementing Streams on a Data Flow Computer System With Paged MemoryL. J. Caluwaerts, J. Debacker, J. A. Peperstraete. isca 1983: 76-83

1982

A data flow architecture with a paged memory systemL. J. Caluwaerts, J. Debacker, J. A. Peperstraete. isca 1982: 120-127 [doi]

Sign in or sign up to see more results.

runs on WebDSL