The following publications are possibly variants of this publication:
- A 1.0-ns/1.0-V Delay-Locked Loop With Racing Mode and Countered CAS Latency Controller for DRAM InterfacesHyun-Woo Lee, Hoon Choi, Beom-Ju Shin, Kyung-Hoon Kim, Kyung-whan Kim, Jaeil Kim, Kwang Hyun Kim, Jongho Jung, Jae-Hwan Kim, Eun-Young Park, Jong-Sam Kim, Jong-Hwan Kim, Jin-Hee Cho, Nam Gyu Rye, Jun Hyun Chun, Yunsaing Kim, Chulwoo Kim, Young-Jung Choi, Byong-Tae Chung. jssc, 47(6):1436-1447, 2012. [doi]
- Survey and Analysis of Delay-Locked Loops Used in DRAM InterfacesHyun-Woo Lee, Chulwoo Kim. tvlsi, 22(4):701-711, 2014. [doi]
- All-Digital Fast-Locking Delay-Locked Loop Using a Cyclic-Locking Loop for DRAMDong-Hoon Jung, Young-Jae An, Kyungho Ryu, Jung-Hyun Park, Seong-Ook Jung. tcas, 62-II(11):1023-1027, 2015. [doi]
- A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise management with unregulated power supply in 54nm CMOSHyun-Woo Lee, Won-Joo Yun, Young-Kyoung Choi, Hyang-Hwa Choi, Jong Jin Lee, Ki-Han Kim, Shin-Deok Kang, Ji-Yeon Yang, Jae-Suck Kang, Hyeng-Ouk Lee, Dong Uk Lee, Sujeong Sim, Young-Ju Kim, Won Jun Choi, Keun-Soo Song, Sang-Hoon Shin, Hyung-Wook Moon, Seung-Wook Kwack, Jung Woo Lee, Nak-Kyu Park, Kwan-Weon Kim, Young-Jung Choi, Jin-Hong Ahn, Byong-Tae Chung. isscc 2009: 140-141 [doi]
- Design Techniques of Delay-Locked Loop for Jitter Minimization in DRAM ApplicationsIn-Young Chung, Youngsoo Sohn, Wonki Park, Changhyun Kim. ieicet, 88-C(4):753-759, 2005. [doi]
- A dual-loop delay locked loop with multi digital delay lines for GHz DRAMsJinyeong Moon, Hye-young Lee. iscas 2011: 313-316 [doi]