The following publications are possibly variants of this publication:
- A low-power 28 Gb/s CDR using artificial lc transmission line technique in 65 nm CMOSShita Guo, Tianzuo Xi, Guoying Wu, Tianwei Liu, Tao Zhang 0034, Ping Gui, Yanli Fan, Mark Morgan. mwscas 2014: 85-88 [doi]
- Design of 56 Gb/s PAM4 wire-line receiver with ring VCO based CDR in a 65 nm CMOS technologyFangxu Lv, Jianye Wang, Dengjie Wang, Yongcong Liu, Ziqiang Wang. asicon 2017: 537-540 [doi]
- A 1.4 pJ/bit, Power-Scalable 16×12 Gb/s Source-Synchronous I/O With DFE Receiver in 32 nm SOI CMOS TechnologyTimothy O. Dickson, Yong Liu, Sergey V. Rylov, Ankur Agrawal, Seongwon Kim, Ping-Hsuan Hsieh, John F. Bulzacchelli, Mark A. Ferriss, Herschel A. Ainspan, Alexander Rylyakov, Benjamin D. Parker, Michael P. Beakes, Christian W. Baks, Lei Shan, Young Hoon Kwark, José A. Tierno, Daniel J. Friedman. jssc, 50(8):1917-1931, 2015. [doi]
- A 33.6-to-33.8 Gb/s Burst-Mode CDR in 90 nm CMOS TechnologyLan-chou Cho, Chihun Lee, Chao-Ching Hung, Shen-Iuan Liu. jssc, 44(3):775-783, 2009. [doi]