Jorma Skyttä - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 25 from 25

2015

How small and still effective a CMOS-SoC could ever be?Hannu Heusala, Jorma Skyttä. norchip 2015: 1-4 [doi]

2009

Fast point multiplication on Koblitz curves: Parallelization method and implementationsKimmo U. Järvinen, Jorma Skyttä. mam, 33(2):106-116, 2009. [doi]

2008

On Parallelization of High-Speed Processors for Elliptic Curve CryptographyKimmo U. Järvinen, Jorma Skyttä. tvlsi, 16(9):1162-1175, 2008. [doi]

2007

FPGA Design of Self-certified Signature Verification on Koblitz CurvesKimmo U. Järvinen, Juha Forsten, Jorma Skyttä. ches 2007: 256-271 [doi]

2006

Efficient Circuitry for Computing τ-adic Non-Adjacent FormKimmo Järvinen, Juha Forsten, Jorma Skyttä. icecsys 2006: 232-235 [doi]

2005

A Compact MD5 and SHA-1 Co-Implementation Utilizing Algorithm SimilaritiesKimmo U. Järvinen, Matti Tommiska, Jorma Skyttä. ersa 2005: 48-54

Hardware Implementation Analysis of the MD5 Hash AlgorithmKimmo U. Järvinen, Matti Tommiska, Jorma Skyttä. hicss 2005: [doi]

2004

FPGA-Based Implementation of a 59-Neuron Feedforward Neural Network with a 17.1 Gbps Interlayer ThroughputAntti Hämäläinen, Matti Tommiska, Jorma Skyttä. icai 2004: 181-187

A VHDL Generator for Elliptic Curve CryptographyKimmo U. Järvinen, Matti Tommiska, Jorma Skyttä. fpl 2004: 1098-1100 [doi]

A scalable architecture for elliptic curve point multiplicationKimmo Järvinen, Matti Tommiska, Jorma Skyttä. fpt 2004: 303-306 [doi]

2003

A fully pipelined memoryless 17.8 Gbps AES-128 encryptorKimmo U. Järvinen, Matti Tommiska, Jorma Skyttä. fpga 2003: 207-215 [doi]

2002

8 Gigabits per Second Implementation of the IDEA Cryptographic AlgorithmAntti Hämäläinen, Matti Tommiska, Jorma Skyttä. fpl 2002: 760-769 [doi]

2001

Enhanced Augmented IP Routing Protocol (EAIRP) in IPv6 EnvironmentMika Loukola, Jorma Skyttä. ecr, 1(4):359-370, 2001.

Dijkstra s Shortest Path Routing Algorithm in Reconfigurable HardwareMatti Tommiska, Jorma Skyttä. fpl 2001: 653-657 [doi]

1999

Hardware Acceleration inside a Differentiated Services Access NodeJuha Forsten, Mika Loukola, Jorma Skyttä. idms 1999: 3-16

1998

Hop-by-hop option based flow-handling compared to other IP over ATM protocolsMika Loukola, Jorma Skyttä. ifip6-3 1998: 83-94

IPv6 over ATM flow-handlingMika Loukola, Jorma Skyttä. comcom, 21(13):1124-1130, 1998. [doi]

New Possibilities Offered by IPv6Mika Loukola, Jorma Skyttä. icccn 1998: 548-552

1996

Implementation of a European paging system receiver using CORDIC algorithmJarkko Vuori, Jorma Skyttä. eusipco 1996: 1-4 [doi]

1994

A new wireless paging network architectureJarkko Vuori, J. Honkanen, Jorma Skyttä. pimrc 1994: 1183-1187 [doi]

1988

A Distributed Data Model for RaytracingJorma Skyttä, Tapio Takala. egh 1991: 19-26

1987

Partially Ordered Search Indices in the Organization of a Fixed HierarchyJorma Skyttä, Tapio Takala. egh 1988: 39-46

1986

DFSP: A Data Flow Signal ProcessorIiro Hartimo, Klaus Kronlöf, Olli Simula, Jorma Skyttä. TC, 35(1):23-33, 1986.

Utilization of VLSI for Creating an Active Data Base of 3-D Geometric ModelsJorma Skyttä, Tapio Takala. egh 1987: 83-93

1982

Performance of an experimental data flow architecture for signal processingKlaus Kronlöf, Jorma Skyttä, Iiro Hartimo, Olli Simula. icassp 1982: 695-698 [doi]

Sign in or sign up to see more results.

runs on WebDSL