Prashanth H. C. - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 17 from 17

2023

CellFlow: Automated Standard Cell Design FlowPrashanth H. C., Prashanth Jonna, Madhav Rao. isvlsi 2023: 1-5 [doi]

SQRTLIB : Library of Hardware Square Root DesignsPrashanth H. C., Sriniketh S. S, Shrikrishna Hebbar, Chinmaye R, Madhav Rao. isqed 2023: 1-5 [doi]

Meta-Heuristic Optimization of Transistor Sizing in CMOS Digital DesignsPrashanth H. C., Madhav Rao. ijcci 2023: 278-287 [doi]

Trainable windows for SincNet architecturePrashanth H. C., Madhav Rao, Dhanya Eledath, Ramasubramanian C. ejasmp, 2023(1):3, December 2023. [doi]

Correction: Trainable windows for SincNet architecturePrashanth H. C., Madhav Rao, Dhanya Eledath, V. Ramasubramanian 0001. ejasmp, 2023(1):9, December 2023. [doi]

Error Diluted Approximate Multipliers Using Positive And Negative CompressorsBindu G. Gowda, Prashanth H. C., Madhav Rao. isqed 2023: 1-7 [doi]

IMAC: : A Pre-Multiplier And Integrated Reduction Based Multiply-And-Accumulate UnitBindu G. Gowda, Prashanth H. C., Madhav Rao. glvlsi 2023: 503-508 [doi]

Design and Evaluation of multipliers for hardware accelerated on-chip EdDSAHarshita Gupta, Mayank Kabra, Nitin D. Patwari, Prashanth H. C., Madhav Rao. isqed 2023: 1-9 [doi]

GCells: A Graph-Search Approach to Design Custom Cells for Computational SubsystemsMayank Kabra, Shreyas V. S, Prashanth H. C., Kedar Deshpande, Madhav Rao. dsd 2023: 117-123 [doi]

HIE-DRAM: High Performance Efficient In-DRAM Computing Architecture for SIMDMayank Kabra, Prashanth H. C., Kedar Deshpande, Madhav Rao. isqed 2023: 1-7 [doi]

eDRAM-OESP: A novel performance efficient in-embedded-DRAM-compute design for on-edge signal processing applicationMayank Kabra, Prashanth H. C., Kedar Deshpande, Madhav Rao. isqed 2023: 1-7 [doi]

Design and Evaluation of Inexact Computation based Systolic Array for ConvolutionSai Karthik Nandigama, Prashanth H. C., Madhav Rao. lascas 2023: 1-4 [doi]

EBASA: Error Balanced Approximate Systolic Array Architecture DesignSai Karthik Nandigama, Bindu G. Gowda, Prashanth H. C., Madhav Rao. glvlsi 2023: 473-476 [doi]

Design-Space Exploration of Multiplier Approximation in CNNsS. N. Raghava, Prashanth H. C., Bindu G. Gowda, Pratyush Nandi, Madhav Rao. isvlsi 2023: 1-6 [doi]

2022

Improving Digital Circuit Synthesis of Complex Functions using Binary Weighted Fitness and Variable Mutation Rate in Cartesian Genetic ProgrammingPrashanth H. C., Madhav Rao. ijcci 2022: 112-120 [doi]

SOMALib: Library of Exact and Approximate Activation Functions for Hardware-efficient Neural Network AcceleratorsPrashanth H. C., Madhav Rao. iccd 2022: 746-753 [doi]

Design and Evaluation of Performance-efficient SoC-on-FPGA for Cloud-based Healthcare ApplicationsMayank Kabra, Prashanth H. C., Madhav Rao. norcas 2022: 1-6 [doi]

Sign in or sign up to see more results.

runs on WebDSL