Robin Lee - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 12 from 12

2023

2021

MIN ApplicationsTsung-Yung Jonathan Chang, Yen-Huei Chen, Wei-Min Chan, Hank Cheng, Po-Sheng Wang, Yangsyu Lin, Hidehiro Fujiwara, Robin Lee, Hung-Jen Liao, Ping-Wei Wang, Geoffrey Yeap, Quincy Li. jssc, 56(1):179-187, 2021. [doi]

2020

15.1 A 5nm 135Mb SRAM in EUV and High-Mobility-Channel FinFET Technology with Metal Coupling and Charge-Sharing Write-Assist Circuitry Schemes for High-Density and Low-VMIN ApplicationsJonathan Chang, Yen-Huei Chen, Gary Chan, Hank Cheng, Po-Sheng Wang, Yangsyu Lin, Hidehiro Fujiwara, Robin Lee, Hung-Jen Liao, Ping-Wei Wang, Geoffrey Yeap, Quincy Li. isscc 2020: 238-240 [doi]

2018

Evaluation of Parallel Tempering to Accelerate Bayesian Parameter Estimation in Systems BiologySanjana Gupta, Liam Hainsworth, Justin S. Hogg, Robin Lee, James R. Faeder. pdp 2018: 690-697 [doi]

2017

2014

A configurable 2-in-1 SRAM compiler with constant-negative-level write driver for low Vmin in 16nm Fin-FET CMOSChing-Wei Wu, Ming-Hung Chang, Chia-Cheng Chen, Robin Lee, Hung-Jen Liao, Jonathan Chang. asscc 2014: 145-148 [doi]

2013

A 20nm 112Mb SRAM in High-к metal-gate with assist circuitry for low-leakage and low-VMIN applicationsJonathan Chang, Yen-Huei Chen, Hank Cheng, Wei-Min Chan, Hung-Jen Liao, Quincy Li, Stanley Chang, Sreedhar Natarajan, Robin Lee, Ping-Wei Wang, Shyue-Shyh Lin, Chung-Cheng Wu, Kuan-Lun Cheng, Min Cao, George H. Chang. isscc 2013: 316-317 [doi]

2012

2RA) circuitry achieving 3x reduction on speed variation for single ended arraysRobin Lee, Jung-Ping Yang, Chia-En Huang, Chih-Chieh Chiu, Wei-Shuo Kao, Hong-Chen Cheng, Hong-Jen Liao, Jonathan Chang. vlsic 2012: 64-65 [doi]

2010

2 AP) 8T SRAM Cell With Expanded Write/Read Stabilities for Lower VDDmin ApplicationsMeng-Fan Chang, Jui-Jen Wu, Kuang-Ting Chen, Yung-Chi Chen, Yen-Hui Chen, Robin Lee, Hung-Jen Liao, Hiroyuki Yamauchi. jssc, 45(6):1234-1245, 2010. [doi]

2009

A 0.6 V Dual-Rail Compiler SRAM Design on 45 nm CMOS Technology With Adaptive SRAM Power for Lower VDD_min VLSIsYen-Huei Chen, Gary Chan, Shao-Yu Chou, Hsien-Yu Pan, Jui-Jen Wu, Robin Lee, Hung-Jen Liao, Hiroyuki Yamauchi. jssc, 44(4):1209-1215, 2009. [doi]

Developing a DSS for Allocating Gates to Flights at an International AirportVincent F. Yu, Katta G. Murty, Yat-Wah Wan, Jerry Dann, Robin Lee. ijdsst, 1(1):46-68, 2009. [doi]

Sign in or sign up to see more results.

runs on WebDSL