0 | -- | 0 | Jeffrey Stuecheli, Bart Blaner, C. R. Johns, M. S. Siegel. CAPI: A Coherent Accelerator Processor Interface |
0 | -- | 0 | Hung Q. Le, G. L. Guthrie, Derek Williams, Maged M. Michael, Brad Frey, William J. Starke, Cathy May, Rei Odaira, Takuya Nakaike. Transactional memory support in the IBM POWER8 processor |
0 | -- | 0 | Manoj Dusanapudi, S. Fields, Michael S. Floyd, G. L. Guthrie, Ronald N. Kalla, Shakti Kapoor, L. S. Leitner, C. F. Marino, Joseph McGill, Amir Nahir, Kevin Reick, H. Shen, K. L. Wright. Debugging post-silicon fails in the IBM POWER8 bring-up lab |
0 | -- | 0 | G. Freeman, P. Chang, E. R. Engbrecht, K. J. Giewont, D. F. Hilscher, M. Lagus, T. J. McArdle, B. Morgenfeld, Shreesh Narasimha, James P. Norum, K. A. Nummy, Paul C. Parries, G. Wang, J. K. Winslow, Paul D. Agnello, R. Malik. Performance-optimized gate-first 22-nm SOI technology with embedded DRAM |
0 | -- | 0 | William J. Starke, Jeffrey Stuecheli, David Daly, J. S. Dodson, Florian Auernhammer, Patricia Sagmeister, G. L. Guthrie, C. F. Marino, M. Siegel, Bart Blaner. The cache and memory subsystems of the IBM POWER8 processor |
0 | -- | 0 | J. J. Cahill, T. Nguyen, M. Vega, D. Baska, D. Szerdi, Harald Pross, R. X. Arroyo, H. Nguyen, M. J. Mueller, D. J. Henderson, J. Moreira. IBM Power Systems built with the POWER8 architecture and processors |
0 | -- | 0 | A. Mericas, N. Peleg, Lorena Pesantez, S. B. Purushotham, P. Oehler, C. A. Anderson, B. A. King-Smith, M. Anand, J. A. Arnold, B. Rogers, L. Maurice, K. Vu. IBM POWER8 performance features and evaluation |
0 | -- | 0 | Victor V. Zyuban, Joshua Friedrich, Daniel M. Dreps, Jürgen Pille, Donald W. Plass, Phillip J. Restle, Zeynep Toprak Deniz, Matthew M. Ziegler, Sam G. Chu, Md. Saiful Islam, James D. Warnock, Bob Philhower, R. M. Rao, Gregory S. Still, David Shan, Eric Fluhr, Jose Paredes, Dieter F. Wendel, Christopher J. Gonzalez, D. Hogenmiller, Ruchir Puri, Scott A. Taylor, Stephen D. Posluszny. IBM POWER8 circuit design and energy optimization |
0 | -- | 0 | Balaram Sinharoy, James Van Norstrand, Richard J. Eickemeyer, Hung Q. Le, Jens Leenstra, Dung Q. Nguyen, B. Konigsburg, K. Ward, M. D. Brown, José E. Moreira, D. Levitan, S. Tung, David Hrusecky, James W. Bishop, Michael Gschwind, Maarten Boersma, Michael Kroener, Markus Kaltenbach, Tejas Karkhanis, K. M. Fernsler. IBM POWER8 processor core microarchitecture |
0 | -- | 0 | R. Raghavan, Richard J. Eickemeyer, Aaron Sawdey, John Griswell, D. Parikh, S. Ramani, D. M. Daly, N. Ni, B. Rogers, Alex E. Mericas, L. Maurice, K. Vu. IBM POWER8 performance and energy modeling |
0 | -- | 0 | Balaram Sinharoy, Randal C. Swanberg, Naresh Nayar, Bruce G. Mealey, Jeffrey Stuecheli, Berni Schiefer, Jens Leenstra, J. Jann, P. Oehler, D. Levitan, S. Eisen, D. Sanner, Thomas Pflueger, Cédric Lichtenau, W. E. Hall, T. Block. Advanced features in IBM POWER8 systems |
0 | -- | 0 | Klaus-Dieter Schubert, John M. Ludden, S. Ayub, J. Behrend, B. Brock, Fady Copty, S. M. German, O. Hershkovitz, H. Horbach, J. R. Jackson, K. Keuerleber, J. Koesters, L. S. Leitner, G. B. Meil, C. Meissner, R. Morad, A. Nahir, Viresh Paruthi, Richard D. Peterson, Randall R. Pratt, Michal Rimon, John Schumann. Solutions to IBM POWER8 verification challenges |