The following publications are possibly variants of this publication:
- Energy-Efficient and Metastability-Immune Timing-Error Detection and Instruction-Replay-Based Recovery Circuits for Dynamic-Variation ToleranceKeith A. Bowman, James W. Tschanz, Nam Sung Kim, Janice C. Lee, Chris Wilkerson, Shih-Lien Lu, Tanay Karnik, Vivek K. De. isscc 2008: 402-403 [doi]
- Adaptive and Resilient Circuits for Dynamic Variation ToleranceKeith A. Bowman, Carlos Tokunaga, James W. Tschanz, Tanay Karnik, Vivek K. De. dt, 30(6):8-17, 2013. [doi]
- Circuit techniques for dynamic variation toleranceKeith A. Bowman, James Tschanz, Chris Wilkerson, Shih-Lien Lu, Tanay Karnik, Vivek De, Shekhar Y. Borkar. dac 2009: 4-7 [doi]
- A 45 nm Resilient Microprocessor Core for Dynamic Variation ToleranceKeith A. Bowman, James W. Tschanz, Shih-Lien Lu, Paolo A. Aseron, Muhammad M. Khellah, Arijit Raychowdhury, Bibiche M. Geuskens, Carlos Tokunaga, Chris Wilkerson, Tanay Karnik, Vivek K. De. jssc, 46(1):194-208, 2011. [doi]
- A 45nm resilient and adaptive microprocessor core for dynamic variation toleranceJames Tschanz, Keith A. Bowman, Shih-Lien Lu, Paolo A. Aseron, Muhammad M. Khellah, Arijit Raychowdhury, Bibiche M. Geuskens, Carlos Tokunaga, Chris Wilkerson, Tanay Karnik, Vivek De. isscc 2010: 282-283 [doi]
- Energy Efficient Ternary Device in 28-nm CMOS Technology with Excellent Short-Channel Effect Immunity and Variation Tolerance CharacteristicsWoo Seok Kim, Young Eun Choi, Myoung Kim, Min-Woo Ryu, Kyung Rok Kim. drc 2023: 1-2 [doi]