Possibly Related Publications

The following publications are possibly variants of this publication:

• BIST TPGs for Faults in Board Level Interconnect via Boundary ScanChen-Huan Chiang, Sandeep K. Gupta. vts 1997: 376-383 [doi]
• DS-LFSR: a BIST TPG for low switching activitySeongmoon Wang, Sandeep K. Gupta. tcad, 21(7):842-851, 2002. [doi]
• DS-LFSR: A New BIST TPG for Low Heat DissipationSeongmoon Wang, Sandeep K. Gupta. itc 1997: 848-857
• Efficient BIST TPG design and test set compaction via input reductionChih-Ang Chen, Sandeep K. Gupta. tcad, 17(8):692-705, 1998. [doi]
• BIST TPG for Combinational Cluster (Glue Logic) Interconnect Testing at Board LevelChen-Huan Chiang, Sandeep K. Gupta. ats 1998: 244-252 [doi]
• BIST TPG for Combinational Cluster Interconnect Testing at Board LevelChen-Huan Chiang, Sandeep K. Gupta. et, 16(5):427-442, 2000. [doi]
• BIST TPG for SRAM cluster interconnect testing at board levelChen-Huan Chiang, Sandeep K. Gupta. ats 2000: 58-65 [doi]