The following publications are possibly variants of this publication:
- Fine resolution double edge clipping with calibration technique for built-in at-speed delay testingChen-I Chung, Shuo-Wen Chang, Feng-Tso Chien, Ching-Hwa Cheng. aspdac 2010: 367-368 [doi]
- Built-in fine resolution clipping with calibration technique for high-speed testing by using wireless testersChing-Hwa Cheng, Chen-I Chung. dsn 2011: 81-84 [doi]
- Built-in self at-speed delay binning and calibration mechanism in wireless test platformChen-I Chung, Jyun-Sian Jhou, Ching-Hwa Cheng. aspdac 2010: 357-358 [doi]
- Functional Built-In Delay Binning and Calibration Mechanism for On-Chip at-Speed Self TestChen-I Chung, Jyun-Sian Jhou, Ching-Hwa Cheng, Sih-Yan Li. ats 2009: 163-168 [doi]
- A Built-In Self-Test scheme for high speed I/O using cycle-by-cycle edge controlHyunjin Kim, Jaeyong Chung, Jacob A. Abraham, Eonjo Byun, Cheol-Jong Woo. ets 2010: 145-150 [doi]
- At-speed Test of High-Speed DUT Using Built-Off Test InterfaceJoonsung Park, Jae-Wook Lee, Jaeyong Chung, Kihyuk Han, Jacob A. Abraham, Eonjo Byun, Cheol-Jong Woo, Sejang Oh. ats 2010: 269-274 [doi]