A 12.75-to-16-GHz Spur-Jitter-Joint-Optimization SS-PLL Achieving -94.55-dBc Reference Spur, 31.9-fs Integrated Jitter and -260.1-dB FoM - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Yixi Li, Zhao Zhang 0004, Yong Chen 0005, Xinyu Shen, Zhao Zhang, Nan Qi, Jian Liu 0021, Nanjian Wu, Liyuan Liu. A 12.75-to-16-GHz Spur-Jitter-Joint-Optimization SS-PLL Achieving -94.55-dBc Reference Spur, 31.9-fs Integrated Jitter and -260.1-dB FoM. In IEEE Asian Solid-State Circuits Conference, A-SSCC 2023, Haikou, China, November 5-8, 2023. pages 1-3, IEEE, 2023. [doi]

The following publications are possibly variants of this publication:

A O.4V-VDD 2.25-to-2.75GHz ULV-SS-PLL Achieving 236.6fsrms Jitter, -253.8dB Jitter-Power FoM, and -76.1dBc Reference SpurZhao Zhang 0004, Xinyu Shen, Zhaoyu Zhang, Guike Li, Nan Qi, Jian Liu 0021, Yong Chen, Nanjian Wu, Liyuan Liu. isscc 2023: 86-87 [doi]

A 25.4-to-29.5GHz 10.2mW Isolated Sub-Sampling PLL Achieving -252.9dB Jitter-Power FoM and -63dBc Reference SpurZunsong Yang, Yong Chen 0005, Shiheng Yang, Pui-In Mak, Rui P. Martins. isscc 2019: 270-272 [doi]

A 13.75-14.75-GHz 32.1-fsRMS Jitter -100.6-dBc Reference Spur -261.4-dB FoM Sub-Sampling PLL Using a KPD-Doubled Isolated Sub-Sampling Phase Detector for Reliable Spur-Jitter-Joint OptimizationYiqing Xu, Yixi Li, Zhao Zhang 0004, Nan Qi, Jian Liu 0021, Nanjian Wu, Liyuan Liu. asscc 2024: 1-3 [doi]

RMS Jitter, -260.2-dB FOM, and -70.96-dBc Reference SpurYunbo Huang, Yong Chen 0005, Bo Zhao 0003, Pui-In Mak, Rui Paulo Martins. tcasI, 70(4):1463-1475, April 2023. [doi]

rms Integrated Jitter and -98.5dBc Reference SpurDepeng Sun, Feng Bu, Qixian Ye, Shijie Li, Yuan Gao, Bowen Wang, Hao Xu 0005, Na Yan, Shubin Liu, Zhangming Zhu. isscc 2025: 344-346 [doi]

A Calibration-Free Triple-Loop Bang-Bang PLL Achieving 131fsrms Jitter and-70dBc Fractional SpursDihang Yang, Asad A. Abidi, Hooman Darabi, Hao Xu, David Murphy, Hao Wu 0005, Zhaowen Wang. isscc 2019: 266-268 [doi]

A 24.6-to-30.6GHz Magnetic-Isolated Sub-Sampling PLL with a Fast-Locking FLL Achieving 64.9fs Jitter, -253.3dB FoMJ, and -69.1dBc Reference Spur in 65nm CMOSHanzhang Cao, Chuqiao Wang, Yanwei Liu, Wen Wu, Tongde Huang, Xiaolong Liu. cicc 2025: 1-3 [doi]

A Reference-Sampling PLL with Low-Ripple Double-Sampling PD Achieving -80-dBc Reference Spur and -259-dB FoM with 12-pF Input LoadZunsong Yang, Masaru Osada, Shuowei Li, Yuyang Zhu, Tetsuya Iizuka. vlsit 2023: 1-2 [doi]

A 6.65-to-7.75GHz Fractional-N Digital PLL with Analog Pre-Distortion DTC Implementing 2nd/3rd-Order Calibration and Achieving -65.7dBc Fractional Spur and 154fs Integrated JitterDaxu Zhang, Dingxin Xu, Hongye Huang, Waleed Madany, Zezheng Liu, Wenqian Wang, Yuang Xiong, Ashbir Aviat Fadila, Duo Li, Yuncheng Zhang, Atsushi Shirane, Kenichi Okada 0001. cicc 2025: 1-3 [doi]

runs on WebDSL