The following publications are possibly variants of this publication:
- A O.4V-VDD 2.25-to-2.75GHz ULV-SS-PLL Achieving 236.6fsrms Jitter, -253.8dB Jitter-Power FoM, and -76.1dBc Reference SpurZhao Zhang 0004, Xinyu Shen, Zhaoyu Zhang, Guike Li, Nan Qi, Jian Liu 0021, Yong Chen, Nanjian Wu, Liyuan Liu. isscc 2023: 86-87 [doi]
- A 25.4-to-29.5GHz 10.2mW Isolated Sub-Sampling PLL Achieving -252.9dB Jitter-Power FoM and -63dBc Reference SpurZunsong Yang, Yong Chen 0005, Shiheng Yang, Pui-In Mak, Rui P. Martins. isscc 2019: 270-272 [doi]
- RMS Jitter, -260.2-dB FOM, and -70.96-dBc Reference SpurYunbo Huang, Yong Chen 0005, Bo Zhao 0003, Pui-In Mak, Rui Paulo Martins. tcasI, 70(4):1463-1475, April 2023. [doi]
- A Calibration-Free Triple-Loop Bang-Bang PLL Achieving 131fsrms Jitter and-70dBc Fractional SpursDihang Yang, Asad A. Abidi, Hooman Darabi, Hao Xu, David Murphy, Hao Wu 0005, Zhaowen Wang. isscc 2019: 266-268 [doi]
- A Reference-Sampling PLL with Low-Ripple Double-Sampling PD Achieving -80-dBc Reference Spur and -259-dB FoM with 12-pF Input LoadZunsong Yang, Masaru Osada, Shuowei Li, Yuyang Zhu, Tetsuya Iizuka. vlsit 2023: 1-2 [doi]
- 10.3 A 7GHz Digital PLL with Cascaded Fractional Divider and Pseudo-Differential DTC Achieving -62.1dBc Fractional Spur and 143.7fs Integrated JitterDingxin Xu, Zezheng Liu, Yifeng Kuai, Hongye Huang, Yuncheng Zhang, Zheng Sun, Bangan Liu, Wenqian Wang, Yuang Xiong, Junjun Qiu, Waleed Madany, Yi Zhang, Ashbir Aviat Fadila, Atsushi Shirane, Kenichi Okada. isscc 2024: 192-194 [doi]
- A 387.6fs Integrated Jitter and -80dBc Reference Spurs Ring based PLL with Track- and-Hold Charge Pump and Automatic Loop Gain Control in 7nm FinFET CMOSChen-Ting Ko, Ting-Kuei Kuan, Ruei-Pin Shen, Chih-Hsien Chang, Kenny Hsieh, Mark Chen 0001. vlsic 2019: 164 [doi]
- A 20.8-23.2GHz sub-sampling PLL with transformer-coupled VCO feedback loop achieving -47.05dBc reference spur and -245.9dB FOM in 40nm CMOS technologyZhichao Zhang, Wenjie Zheng, Xinlin Xia, Yanjie Wang. ieiceee, 20(20):20230385, 2023. [doi]
- 0.2mW 70Fsrms-Jitter Injection-Locked PLL Using De-Sensitized SSPD-Based Injecting-Time Self-Alignment Achieving -270dB FoM and -66dBc Reference SpurHaosheng Zhang, Aravind Tharayil Narayanan, Hans Herdian, Bangan Liu, Yun Wang, Atsushi Shirane, Kenichi Okada. vlsic 2019: 38 [doi]