The following publications are possibly variants of this publication:
- Transistor-Level Optimization Methodology for GRM FPGA Interconnect CircuitsZhengjie Li, Yuanlong Xiao, Yufan Zhang, Yunbing Pang, Jian Wang, Jinmei Lai. fpga 2019: 121 [doi]
- Power modeling and architecture evaluation for FPGA with novel circuits for Vdd programmabilityYan Lin, Fei Li, Lei He. fpga 2005: 199-207 [doi]
- INTB: A New FPGA Interconnect Model for Architecture ExplorationChengyu Hu, Qinghua Duan, Peng Lu, Wei Liu, Jian Wang, Jinmei Lai. fpga 2020: 325 [doi]
- Eliminating Excessive Dynamism of Dataflow Circuits Using Model CheckingJiahui Xu, Emmet Murphy, Jordi Cortadella, Lana Josipovic. fpga 2023: 27-37 [doi]
- Closed-loop modeling of power and temperature profiles of FPGAsKanupriya Gulati, Sunil P. Khatri, Peng Li. fpga 2009: 287 [doi]