The following publications are possibly variants of this publication:
- A low-cost input vector monitoring concurrent BIST schemeIoannis Voyiatzis, Costas Efstathiou, Cleo Sgouropoulou. iolts 2013: 179-180 [doi]
- A Novel SRAM-Cell Based Input Vector Monitoring Concurrent BIST ArchitectureIoannis Voyiatzis, Costas Efstathiou, H. Antonopoulou. ets 2011: 206 [doi]
- Input vector monitoring on line concurrent BIST based on multilevel decoding logicIoannis Voyiatzis. date 2012: 1251-1256 [doi]
- Input Vector Monitoring Concurrent BIST Architecture Using SRAM CellsIoannis Voyiatzis, Costas Efstathiou. tvlsi, 22(7):1625-1629, 2014. [doi]
- An Input Vector Monitoring Concurrent BIST Architecture Based on a Precomputed Test SetIoannis Voyiatzis, Antonis M. Paschalis, Dimitris Gizopoulos, Constantin Halatsis, Frosso S. Makri, Miltiadis Hatzimihail. TC, 57(8):1012-1022, 2008. [doi]
- R-CBIST: an effective RAM-based input vector monitoring concurrent BIST techniqueIoannis Voyiatzis, Antonis M. Paschalis, Dimitris Nikolos, Constantinos Halatsis. itc 1998: 918-925 [doi]
- Concurrent online BIST for sequential circuits exploiting input reduction and output space compactionIoannis Voyiatzis. ets 2014: 1-2 [doi]
- A Low-Cost Concurrent BIST Scheme for Increased DependabilityIoannis Voyiatzis, Constantin Halatsis. tdsc, 2(2):150-156, 2005. [doi]
- A concurrent BIST scheme for read only memoriesIoannis Voyiatzis, Cleo Sgouropoulou, Costas Efstathiou. dtis 2015: 1-2 [doi]