The following publications are possibly variants of this publication:
- Low Capture Switching Activity Test Generation for Reducing IR-Drop in At-Speed Scan TestingXiaoqing Wen, Kohei Miyase, Tatsuya Suzuki, Seiji Kajihara, Laung-Terng Wang, Kewal K. Saluja, Kozo Kinoshita. et, 24(4):379-391, 2008. [doi]
- Improved weight assignment for logic switching activity during at-speed test pattern generationMeng-Fan Wu, Hsin-Cheih Pan, T. H. Wang, Jiun-Lang Huang, Kun-Han Tsai, Wu-Tung Cheng. aspdac 2010: 493-498 [doi]
- LT-RTPG: a new test-per-scan BIST TPG for low switching activitySeongmoon Wang, Sandeep K. Gupta. tcad, 25(8):1565-1574, 2006. [doi]
- ATPG for Heat Dissipation Minimization During Scan TestingSeongmoon Wang, Sandeep K. Gupta. dac 1997: 614-619 [doi]
- High Launch Switching Activity Reduction in At-Speed Scan Testing Using CTX: A Clock-Gating-Based Test Relaxation and X-Filling SchemeKohei Miyase, Xiaoqing Wen, Hiroshi Furukawa, Yuta Yamato, Seiji Kajihara, Patrick Girard, Laung-Terng Wang, Mohammad Tehranipoor. ieicet, 93-D(1):2-9, 2010. [doi]