Malay Haldar - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 21 from 21

2023

2020

2019

Applying Deep Learning to Airbnb SearchMalay Haldar, Mustafa Abdool, Prashant Ramanathan, Tao Xu, Shulin Yang, Huizhong Duan, Qing Zhang, Nick Barrow-Williams, Bradley C. Turnbull, Brendan M. Collins, Thomas Legrand. kdd 2019: 1927-1935 [doi]

2008

Construction of concrete verification models from C++Malay Haldar, Gagandeep Singh, Saurabh Prabhakar, Basant Dwivedi, Antara Ghosh. dac 2008: 942-947 [doi]

2004

Overview of a compiler for synthesizing MATLAB programs onto FPGAsPrithviraj Banerjee, Malay Haldar, Anshuman Nayak, Victor Kim, Vikram Saxena, Steven Parkes, Debabrata Bagchi, Satrajit Pal, Nikhil Tripathi, David Zaretsky, R. Anderson, J. R. Uribe. tvlsi, 12(3):312-324, 2004.

2003

2002

A Behavioral Synthesis Tool for Exploiting Fine Grain Parallelism in FPGAsPrithviraj Banerjee, Malay Haldar, Anshuman Nayak, Victor Kim, Debabrata Bagchi, Satrajit Pal, Nikhil Tripathi. iwdc 2002: 246-256 [doi]

Accurate Area and Delay Estimators for FPGAsAnshuman Nayak, Malay Haldar, Alok N. Choudhary, Prithviraj Banerjee. date 2002: 862-869 [doi]

2001

Fpga Hardware Synthesis From MatlabMalay Haldar, Anshuman Nayak, Alok N. Choudhary, Prithviraj Banerjee, U. Nagaraj Shenoy. vlsid 2001: 299-304 [doi]

Automated synthesis of pipelined designs on FPGAs for signal and image processing applications described in MATLABMalay Haldar, Anshuman Nayak, Alok N. Choudhary, Prithviraj Banerjee. aspdac 2001: 645-648 [doi]

A System for Synthesizing Optimized FPGA Hardware from MATLABMalay Haldar, Anshuman Nayak, Alok N. Choudhary, Prithviraj Banerjee. iccad 2001: 314-319 [doi]

Power Optimization of Delay Constrained CircuitsAnshuman Nayak, Malay Haldar, Prith Banerjee, Chunhong Chen, Majid Sarrafzadeh. vlsi, 2001(2):125-138, 2001. [doi]

Parallelization of MATLAB Applications for a Multi-FPGA SystemAnshuman Nayak, Malay Haldar, Alok N. Choudhary, Prith Banerjee. fccm 2001: 1-9 [doi]

Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAsAnshuman Nayak, Malay Haldar, Alok N. Choudhary, Prithviraj Banerjee. date 2001: 722-728 [doi]

2000

A MATLAB Compiler for Distributed, Heterogeneous, Reconfigurable Computing SystemsPrithviraj Banerjee, U. Nagaraj Shenoy, Alok N. Choudhary, Scott Hauck, C. Bachmann, Malay Haldar, Pramod G. Joisha, Alex K. Jones, Abhay Kanhere, Anshuman Nayak, S. Periyacheri, M. Walkden, David Zaretsky. fccm 2000: 39-48 [doi]

Scheduling algorithms for automated synthesis of pipelined designs on FPGAs for applications described in MATLABMalay Haldar, Anshuman Nayak, Alok N. Choudhary, Prithviraj Banerjee. cases 2000: 85-93 [doi]

Parallel algorithms for FPGA placementMalay Haldar, Anshuman Nayak, Alok N. Choudhary, Prithviraj Banerjee. glvlsi 2000: 86-94 [doi]

Match Virtual Machine: An Adaptive Runtime System to Execute MATLAB in ParallelMalay Haldar, Anshuman Nayak, Abhay Kanhere, Pramod G. Joisha, U. Nagaraj Shenoy, Alok N. Choudhary, Prithviraj Banerjee. icpp 2000: 145-152 [doi]

Sign in or sign up to see more results.

runs on WebDSL