researchr
explore
Tags
Journals
Conferences
Authors
Profiles
Groups
calendar
New Conferences
Events
Deadlines
search
search
You are not signed in
Sign in
Sign up
Links
Filter by Year
OR
AND
NOT
1
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
Filter by Tag
Filter by Author
[+]
OR
AND
NOT
1
Dongjoo Shin
Fumio Arakawa
Hayate Okuhara
Hideharu Amano
Hiroaki Kobayashi
Hiroki Matsutani
Hiroyuki Takizawa
Hoi-Jun Yoo
Injoon Hong
Jun Yao
Junyoung Park
Kazuhiko Komatsu
Kimiyoshi Usami
Kyeongryeol Bong
Makoto Ikeda
Masayuki Sato
Masayuki Sato 0001
Ryusuke Egawa
Tadao Nakamura
Yasuhiko Nakashima
Filter by Top terms
[+]
OR
AND
NOT
1
april
architecture
chips
control
cool
core
efficient
embedded
energy
high
ieee
low
memory
multi
power
processor
speed
symposium
system
using
COOL Chips (coolchips)
Editions
Publications
Viewing Publication 1 - 100 from 170
2022
IEEE Symposium in Low-Power and High-Speed Chips, COOL CHIPS 2022, Tokyo, Japan, April 20-22, 2022
IEEE,
2022.
[doi]
Zero-standby-power Nonvolatile Standard Cell Memory Using FiCC for IoT Processors with Intermittent Operations
Yuki Abe
,
Kazutoshi Kobayashi
,
Jun Shiomi
,
Hiroyuki Ochi
.
coolchips 2022
:
1-6
[doi]
DXT501: An SDR-Based Baseband MP-SoC for Multi-Protocol Industrial Wireless Communication
Yang Chen
,
Lin Liu
,
Xuelin Feng
,
Jinglin Shi
.
coolchips 2022
:
1-6
[doi]
Power Analysis of Directly-connected FPGA Clusters
Kensuke Iizuka
,
Haruna Takagi
,
Aika Kamei
,
Kazuei Hironaka
,
Hideharu Amano
.
coolchips 2022
:
1-6
[doi]
A Low-power and Real-time 3D Object Recognition Processor with Dense RGB-D Data Acquisition in Mobile Platforms
Dongseok Im
,
Gwangtae Park
,
Junha Ryu
,
Zhiyong Li
,
Sanghoon Kang
,
Donghyeon Han
,
Jinsu Lee
,
Wonhoon Park
,
Hankyul Kwon
,
Hoi-Jun Yoo
.
coolchips 2022
:
1-3
[doi]
Body Bias Control on a CGRA based on Convex Optimization
Takuya Kojima
,
Hayate Okuhara
,
Masaaki Kondo
,
Hideharu Amano
.
coolchips 2022
:
1-3
[doi]
Hardware Acceleration of Aggregate Signature Generation and Authentication by BLS Signature over BLS12-381 curve
Kaoru Masada
,
Ryohei Nakayama
,
Makoto Ikeda
.
coolchips 2022
:
1-3
[doi]
Ultra-low Latency 8K Video-transmission System Utilizing Disaggregation Configuration
Yasuhiro Mochida
,
Daisuke Shirai
,
Koichi Takasugi
.
coolchips 2022
:
1-3
[doi]
An Efficient Reference Image Sharing Method for the Parallel Video Encoding Architecture
Ken Nakamura
,
Yuya Omori
,
Daisuke Kobayashi
,
Koyo Nitta
,
Kimikazu Sano
,
Masayuki Sato 0001
,
Hiroe Iwasaki
,
Hiroaki Kobayashi
.
coolchips 2022
:
1-3
[doi]
A Memcapacitive Spiking Neural Network with Circuit Nonlinearity-aware Training
Reon Oshio
,
Sugahara Takuya
,
Atsushi Sawada
,
Mutsumi Kimura
,
Renyuan Zhang
,
Yasuhiko Nakashima
.
coolchips 2022
:
1-6
[doi]
A 1036 TOp/s/W, 12.2 mW, 2.72 μJ/Inference All Digital TNN Accelerator in 22 nm FDX Technology for TinyML Applications
Moritz Scherer
,
Alfio Di Mauro
,
Georg Rutishauser
,
Tim Fischer
,
Luca Benini
.
coolchips 2022
:
1-3
[doi]
Reinforcement Learning based Efficient Mapping of DNN Models onto Accelerators
Shine Parekkadan Sunny
,
Satyajit Das
.
coolchips 2022
:
1-6
[doi]
Encoder-based Many-Pattern Matching on FPGAs
Hoang Gia Vu
,
Ngoc-Dai Bui
.
coolchips 2022
:
1-5
[doi]
2021
IEEE Symposium in Low-Power and High-Speed Chips, COOL CHIPS 2021, Tokyo, Japan, April 14-16, 2021
IEEE,
2021.
[doi]
Power/Performance/Area Evaluations for Next-Generation HPC Processors using the A64FX Chip
Eishi Arima
,
Yuetsu Kodama
,
Tetsuya Odajima
,
Miwako Tsuji
,
Mitsuhisa Sato
.
coolchips 2021
:
1-6
[doi]
LSFQ: A Low Precision Full Integer Quantization for High-Performance FPGA-Based CNN Acceleration
Zhenshan Bao
,
Kang Zhan
,
Wenbo Zhang 0003
,
Junnan Guo
.
coolchips 2021
:
1-6
[doi]
A Timing Aware Connectivity Optimization Technique for Improving Energy Efficiency of High-Performance CPUs
Ayan Datta
,
Karanvir Singh
,
Arpita Dutta
,
Kousik Debnath
.
coolchips 2021
:
1-6
[doi]
An Energy-Efficient Deep Neural Network Training Processor with Bit-Slice-Level Reconfigurability and Sparsity Exploitation
Donghyeon Han
,
Dongseok Im
,
Gwangtae Park
,
YoungWoo Kim
,
Seokchan Song
,
Juhyoung Lee
,
Hoi-Jun Yoo
.
coolchips 2021
:
1-3
[doi]
High Performance Multicore SHA-256 Accelerator using Fully Parallel Computation and Local Memory
Van Dai Phan
,
Hoai Luan Pham
,
Thi Hong Tran
,
Yasuhiko Nakashima
.
coolchips 2021
:
1-3
[doi]
In Search of the Performance- and Energy-Efficient CNN Accelerators
Stanislav Sedukhin
,
Yoichi Tomioka
,
Kohei Yamamoto
.
coolchips 2021
:
1-6
[doi]
Hybrid Network of Packet Switching and STDM in a Multi-FPGA System
Tomoki Shimizu
,
Kohei Ito
,
Kensuke Iizuka
,
Kazuei Hironaka
,
Hideharu Amano
.
coolchips 2021
:
1-6
[doi]
Training Low-Latency Spiking Neural Network through Knowledge Distillation
Sugahara Takuya
,
Renyuan Zhang
,
Yasuhiko Nakashima
.
coolchips 2021
:
1-3
[doi]
A Metadata Prefetching Mechanism for Hybrid Memory Architectures
Shunsuke Tsukada
,
Hikaru Takayashiki
,
Masayuki Sato 0001
,
Kazuhiko Komatsu
,
Hiroaki Kobayashi
.
coolchips 2021
:
1-3
[doi]
Nonvolatile SRAM Using Fishbone-in-Cage Capacitor in a 180 nm Standard CMOS Process for Zero-Standby and Instant-Powerup Embedded Memory on IoT
Takaki Urabe
,
Hiroyuki Ochi
,
Kazutoshi Kobayashi
.
coolchips 2021
:
1-3
[doi]
2020
Energy-efficient Design of an STT-RAM-based Hybrid Cache Architecture
Masayuki Sato 0001
,
Xue Hao
,
Kazuhiko Komatsu
,
Hiroaki Kobayashi
.
coolchips 2020
:
1-3
[doi]
2020 IEEE Symposium in Low-Power and High-Speed Chips, COOL CHIPS 2020, Kokubunji, Japan, April 15-17, 2020
IEEE,
2020.
[doi]
A Novel In-DRAM Accelerator Architecture for Binary Neural Network
Haerang Choi
,
Yosep Lee
,
Jae-Joon Kim
,
Sungjoo Yoo
.
coolchips 2020
:
1-3
[doi]
XwattPilot: A Full-stack Cloud System Enabling Agile Development of Transprecision Software for Low-power SoCs
Dionysios Diamantopoulos
,
Florian Scheidegger
,
Stefan Mach
,
Fabian Schuiki
,
Germain Haugou
,
Michael Schaffner
,
Frank K. Gürkaynak
,
Christoph Hagleitner
,
A. Cristiano I. Malossi
,
Luca Benini
.
coolchips 2020
:
1-3
[doi]
A 0.4-0.9V, 2.87pJ/cycle Near-Threshold ARM Cortex-M3 CPU with In-Situ Monitoring and Adaptive-Logic Scan
Markus Hiienkari
,
Navneet Gupta
,
Jukka Teittinen
,
Jesse Simonsson
,
Matthew J. Turnquist
,
Jonas Eriksson
,
Risto Anttila
,
Ohto Myllynen
,
Hannu Rämäkkö
,
Sofia Mäkikyrö
,
Lauri Koskinen
.
coolchips 2020
:
1-3
[doi]
Tileable Monolithic ReRAM Memory Design
Meenatchi Jagasivamani
,
Candace Walden
,
Devesh Singh
,
Luyi Kang
,
Mehdi Asnaashari
,
Sylvain Dubois
,
Bruce Jacob
,
Donald Yeung
.
coolchips 2020
:
1-3
[doi]
A RISC-V Processor with an Inter-Chiplet Wireless Communication Interface for Shape-Changeable Computers
Junichiro Kadomoto
,
Hidetsugu Irie
,
Shuichi Sakai
.
coolchips 2020
:
1-3
[doi]
User Insensible Sliding Firmware Update Technique for Flash-Area/Time-Cost Reduction toward Low-Power Embedded Software Replacement
Jisu Kwon
,
Moon Gi Seok
,
Daejin Park
.
coolchips 2020
:
1-3
[doi]
MMT-based Multi-channel Video Transmission System with Synchronous Processing Architecture
Yasuhiro Mochida
,
Takahiro Yamaguchi
,
Ken Nakamura
.
coolchips 2020
:
1-3
[doi]
Space Responsive Multithreaded Processor (SRMTP) for Spacecraft Control
Shota Nakabeppu
,
Yosuke Ide
,
Masahiko Takahashi
,
Yuta Tsukahara
,
Hiromi Suzuki
,
Haruki Shishido
,
Nobuyuki Yamasaki
.
coolchips 2020
:
1-3
[doi]
An Area-Efficient Implementation of Recurrent Neural Network Core for Unsupervised Anomaly Detection
Takuya Sakuma
,
Hiroki Matsutani
.
coolchips 2020
:
1-3
[doi]
Non-Volatile Coarse Grained Reconfigurable Array Enabling Two-step Store Control for Energy Minimization
Kimiyoshi Usami
,
Sosuke Akiba
,
Hideharu Amano
,
Takeharu Ikezoe
,
Keizo Hiraga
,
Kenta Suzuki
,
Yasuo Kanda
.
coolchips 2020
:
1-3
[doi]
A 0.55V 6.3uW/MHz Arm Cortex-M4 MCU with Adaptive Reverse Body Bias and Single Rail SRAM
Dennis Walter
,
André Scharfe
,
Alexander Oefelein
,
Florian Schraut
,
Heiner Bauer
,
Farkas Csaszar
,
Robert Niebsch
,
Jörg Schreiter
,
Holger Eisenreich
,
Sebastian Höppner
.
coolchips 2020
:
1-3
[doi]
2019
Perceptron-based Cache Bypassing for Way-Adaptable Caches
Masayuki Sato 0001
,
Yongcheng Chen
,
Haruya Kikuchi
,
Kazuhiko Komatsu
,
Hiroaki Kobayashi
.
coolchips 2019
:
1-3
[doi]
IEEE Symposium in Low-Power and High-Speed Chips, COOL CHIPS 2019, Yokohama, Japan, April 17-19, 2019
IEEE,
2019.
[doi]
The Impacts of Locality and Memory Congestion-aware Thread Mapping on Energy Consumption of Modern NUMA Systems
Mulya Agung
,
Muhammad Alfian Amrizal
,
Ryusuke Egawa
,
Hiroyuki Takizawa
.
coolchips 2019
:
1-3
[doi]
Low Power Speaker Identification using Look Up-free Gaussian Mixture Model in CMOS
Alberto Gianelli
,
Nick Iliev
,
Shamma Nasrin
,
Mariagrazia Graziano
,
Amit Ranjan Trivedi
.
coolchips 2019
:
1-3
[doi]
Cache-Aware Dynamic Classification and Scheduling for Linux
Ravi Theja Gollapudi
,
Gokturk Yuksek
,
Kanad Ghose
.
coolchips 2019
:
1-3
[doi]
Performance and Cost Evaluations of Online Sequential Learning and Unsupervised Anomaly Detection Core
Tomoya Itsubo
,
Mineto Tsukada
,
Hiroki Matsutani
.
coolchips 2019
:
1-3
[doi]
Low Delay 4K 120fps HEVC Decoder with Parallel Processing Architecture
Ken Nakamura
,
Yuya Omori
,
Daisuke Kobayashi
,
Tatsuya Osawa
,
Takayuki Onishi
,
Koyo Nitta
,
Hiroe Iwasaki
,
Atsushi Shimizu
.
coolchips 2019
:
1-3
[doi]
A Compiler for Deep Neural Network Accelerators to Generate Optimized Code for a Wide Range of Data Parameters from a Hand-crafted Computation Kernel
Eri Ogawa
,
Kazuaki Ishizaki
,
Hiroshi Inoue
,
Swagath Venkataramani
,
Jungwook Choi
,
Wei Wang
,
Vijayalakshmi Srinivasan
,
Moriyoshi Ohara
,
Kailash Gopalakrishnan
.
coolchips 2019
:
1-3
[doi]
Post Training Weight Compression with Distribution-based Filter-wise Quantization Step
Shinichi Sasaki
,
Asuka Maki
,
Daisuke Miyashita
,
Jun Deguchi
.
coolchips 2019
:
1-3
[doi]
Hybrid Access in Storage-class Memory-aware Low Power Virtual Memory System
Yusuke Shirota
,
Satoshi Shirai
,
Tatsunori Kanai
.
coolchips 2019
:
1-3
[doi]
Inter-Frame Smart-Accumulation Technique for Long-Range and High-Pixel Resolution LiDAR
Ken Tanabe
,
Hiroshi Kubota
,
Akihide Sai
,
Nobu Matsumoto
.
coolchips 2019
:
1-3
[doi]
Multi-Level Packet Processing Caches
Kyosuke Tanaka
,
Hayato Yamaki
,
Shinobu Miwa
,
Hiroki Honda
.
coolchips 2019
:
1-3
[doi]
Key-value Store Chip Design for Low Power Consumption
Yuta Tokusashi
,
Hiroki Matsutani
,
Hideharu Amano
.
coolchips 2019
:
1-3
[doi]
Statistical Access Interval Prediction for Tightly Coupled Memory Systems
Robert Wittig
,
Mattis Hasler
,
Emil Matús
,
Gerhard P. Fettweis
.
coolchips 2019
:
1-3
[doi]
Implementing a large application(LSTM) on the multi-FPGA system: Flow-in-Cloud
Yugo Yamauchi
,
Kazusa Musha
,
Hideharu Amano
.
coolchips 2019
:
1-3
[doi]
2018
An energy-aware set-level refreshing mechanism for eDRAM last-level caches
Masayuki Sato 0001
,
Zehua Li
,
Ryusuke Egawa
,
Hiroaki Kobayashi
.
coolchips 2018
:
1-3
[doi]
2018 IEEE Symposium in Low-Power and High-Speed Chips, COOL CHIPS 2018, Yokohama, Japan, April 18-20, 2018
IEEE,
2018.
[doi]
XNORBIN: A 95 TOp/s/W hardware accelerator for binary convolutional neural networks
Andrawes Al Bahou
,
Geethan Karunaratne
,
Renzo Andri
,
Lukas Cavigelli
,
Luca Benini
.
coolchips 2018
:
1-3
[doi]
Subthreshold logic for low-area and energy efficient true random number generator
Mathieu Coustans
,
Abdelkarim Cherkaoui
,
Laurent Fesquet
,
Christian Terrier
,
Stephanie Salgado
,
Thomas Eberhardt
,
Maher Kayal
.
coolchips 2018
:
1-3
[doi]
ecTALK: Energy efficient coherent transprecision accelerators - The bidirectional long short-term memory neural network case
Dionysios Diamantopoulos
,
Heiner Giefers
,
Christoph Hagleitner
.
coolchips 2018
:
1-3
[doi]
A two-stage-pipeline CPU of SH-2 architecture implemented on FPGA and SoC for IoT, edge AI and robotic applications
Kesami Hagiwara
,
Tomoichi Hayashi
,
Shumpei Kawasaki
,
Fumio Arakawa
,
Oleg Endo
,
Hayato Nomura
,
Akira Tsukamoto
,
Duong Nguyen
,
Binh Nguyen
,
Anh Tran
,
Hoan Hyunh
,
Ikuo Kudoh
,
Cong-Kha Pham
.
coolchips 2018
:
1-3
[doi]
EMAXVR: A programmable accelerator employing near ALU utilization to DSA
Takahiro Ichikura
,
Ryusuke Yamano
,
Yuma Kikutani
,
Renyuan Zhang
,
Yasuhiko Nakashima
.
coolchips 2018
:
1-3
[doi]
Panel discussions: "Challenges to the scaling limits: How can we achieve sustainable power-performance improvements?"
Koji Inoue
,
Takuya Araki
,
Takumi Maruyama
,
Pritish Narayanan
,
Takashi Oshima
,
Martin Schulz 0001
.
coolchips 2018
:
1-2
[doi]
Design automation methodology of a critical path monitor for adaptive voltage controls
Ryosuke Kazami
,
Hayate Okuhara
,
Hideharu Amano
.
coolchips 2018
:
1-3
[doi]
Power performance analysis of ARM scalable vector extension
Tetsuya Odajima
,
Yuetsu Kodama
,
Mitsuhisa Sato
.
coolchips 2018
:
1-3
[doi]
3D-cool: Design and development of adaptive thermal-aware three-dimensional NoC-based multiprocessor chip
Vinod Pangracious
,
Ranjitha Dash
,
Ashok Kumar Turuk
.
coolchips 2018
:
1-3
[doi]
Data selection and de-noising based on reliability for long-range and high-pixel resolution LiDAR
Ken Tanabe
,
Hiroshi Kubota
,
Akihide Sai
,
Nobu Matsumoto
.
coolchips 2018
:
1-3
[doi]
A programmable analog calculation unit for vector computations
Noriyuki Uetake
,
Renyuan Zhang
,
Takashi Nakada
,
Yasuhiko Nakashima
.
coolchips 2018
:
1-3
[doi]
2017
2017 IEEE Symposium in Low-Power and High-Speed Chips, COOL Chips 2017, Yokohama, Japan, April 19-21, 2017
IEEE,
2017.
[doi]
Panel discussions: "Cool chips for the next decade"
Hideharu Amano
,
Tadao Nakamura
,
Hiroaki Kobayashi
,
Hironori Kasahara
,
Yoshiaki Hagiwara
,
Jeffrey L. Burns
,
David Brash
.
coolchips 2017
:
1-3
[doi]
Body bias control for renewable energy source with a high inner resistance
Keita Azegami
,
Hayate Okuhara
,
Hideharu Amano
.
coolchips 2017
:
1-3
[doi]
Low-power multi-sensor system with task scheduling and autonomous standby mode transition control for IoT applications
Masanori Hayashikoshi
,
Hideyuki Noda
,
Hiroyuki Kawai
,
Koji Nii
,
Hiroyuki Kondo
.
coolchips 2017
:
1-3
[doi]
Intelligence Boosting Engine (IBE): A hardware accelerator for processing sensor fusion and machine learning algorithm for a sensor hub SoC
Min-Kwan Kee
,
Seung-Jin Lee
,
Hyun-Su Seon
,
Jongsung Lee
,
Gi-Ho Park
.
coolchips 2017
:
1-3
[doi]
SPARC64TM XII: Fujitsu's latest 12 core processor for mission critical servers
Takumi Maruyama
.
coolchips 2017
:
1-3
[doi]
A 216 GOPS flexible WDR Image Processor for ADAS SoC
Mihir N. Mody
,
Hetul Sanghvi
,
Niraj Nandan
,
Shashank Dabral
,
Rajasekhar Allu
,
Rajat Sagar
,
Kedar Chitnis
,
Jason Jones
,
Brijesh Jadhav
,
Sujith Shivalingappa
,
Aish Dubey
.
coolchips 2017
:
1-2
[doi]
Leveraging asymmetric body bias control for low power LSI design
Hayate Okuhara
,
Akram Ben Ahmed
,
Johannes Maximilian Kühn
,
Hideharu Amano
.
coolchips 2017
:
1-3
[doi]
A 120 fps high frame rate real-time HEVC video encoder with parallel configuration scalable to 4K
Yuya Omori
,
Takayuki Onishi
,
Hiroe Iwasaki
,
Atsushi Shimizu
.
coolchips 2017
:
1-3
[doi]
Blackghost: An ultra-low-power all-in-one 28nm CMOS SoC for Internet-of-Things
Y. Pu
,
G. Samson
,
C. Shi
,
D. Park
,
K. Easton
,
R. Beraha
,
J. Hadi
,
M. Lin
,
E. Arvelo
,
J. Fatehi
,
J. Kumar
,
M. Derkalousdian
,
P. Aghera
,
A. Newham
,
H. Sheraji
,
K. Chatha
,
R. McLaren
,
V. Ganesan
,
S. Namasivayam
,
D. Butterfield
,
R. Shenoy
,
R. Attar
.
coolchips 2017
:
1-3
[doi]
An Adjacent-Line-Merging Writeback Scheme for STT-RAM last-level caches
Masayuki Sato
,
Zentaro Sakai
,
Ryusuke Egawa
,
Hiroaki Kobayashi
.
coolchips 2017
:
1-2
[doi]
An energy-efficient deep learning processor with heterogeneous multi-core architecture for convolutional neural networks and recurrent neural networks
Dongjoo Shin
,
Jinmook Lee
,
Jinsu Lee
,
Juhyoung Lee
,
Hoi-Jun Yoo
.
coolchips 2017
:
1-2
[doi]
An application-adaptive data allocation method for multi-channel memory
Takuya Toyoshima
,
Masayuki Sato
,
Ryusuke Egawa
,
Hiroaki Kobayashi
.
coolchips 2017
:
1-3
[doi]
2016
2016 IEEE Symposium in Low-Power and High-Speed Chips, COOL CHIPS XIX, Yokohama, Japan, April 20-22, 2016
IEEE,
2016.
[doi]
Thermal safety through Limp Home Mode for intelligent Rear View Camera Systems
Piyali Goswami
,
Yogesh Marathe
,
Kedar Chitnis
,
Koichi Saito
.
coolchips 2016
:
1-3
[doi]
Message from the program committee chairs
Makoto Ikeda
,
Fumio Arakawa
.
coolchips 2016
:
[doi]
How SIMD width affects energy efficiency: A case study on sorting
Hiroshi Inoue
.
coolchips 2016
:
1-3
[doi]
A power-efficient FPGA accelerator: Systolic array with cache-coherent interface for pair-HMM algorithm
Megumi Ito
,
Moriyoshi Ohara
.
coolchips 2016
:
1-3
[doi]
A 1.1 mW 32-thread artificial intelligence processor with 3-level transposition table and on-chip PVT compensation for autonomous mobile robots
Youchang Kim
,
Dongjoo Shin
,
Jinsu Lee
,
Hoi-Jun Yoo
.
coolchips 2016
:
1-2
[doi]
Message from the organizing committee chair
Hiroaki Kobayashi
.
coolchips 2016
:
[doi]
MuCCRA4-BB: A fine-grained body biasing capable DRP
Johannes Maximilian Kühn
,
Akram Ben Ahmed
,
Hayate Okuhara
,
Hideharu Amano
,
Oliver Bringmann
,
Wolfgang Rosenstiel
.
coolchips 2016
:
1-3
[doi]
An energy-efficient parallel multi-core ADAS processor with robust visual attention and workload-prediction DVFS for real-time HD stereo stream
Kyuho Jason Lee
,
Kyeongryeol Bong
,
Changhyeon Kim
,
Junyoung Park
,
Hoi-Jun Yoo
.
coolchips 2016
:
1-3
[doi]
A 20uA/MHz at 200MHz microcontroller with low power memory access scheme for small sensing nodes
Masami Nakajima
,
Ichiro Naka
,
Fumihiro Matsushima
,
Tadaaki Yamauchi
.
coolchips 2016
:
1-3
[doi]
Message from the advisory committee chair
Tadao Nakamura
.
coolchips 2016
:
[doi]
Panel discussions "computing and communication evolution for IoT innovations"
Hiroaki Nishi
.
coolchips 2016
:
1-2
[doi]
193 MOPS/mW @ 162 MOPS, 0.32V to 1.15V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing
Davide Rossi
,
Antonio Pullini
,
Igor Loi
,
Michael Gautschi
,
Frank Kagan Gürkaynak
,
Adam Teman
,
Jeremy Constantin
,
Andreas Burg
,
Ivan Miro Panades
,
Edith Beigné
,
Fabien Clermidy
,
Fady Abouzeid
,
Philippe Flatresse
,
Luca Benini
.
coolchips 2016
:
1-3
[doi]
A cache partitioning mechanism to protect shared data for CMPs
Masayuki Sato
,
Shin Nishimura
,
Ryusuke Egawa
,
Hiroyuki Takizawa
,
Hiroaki Kobayashi
.
coolchips 2016
:
1-2
[doi]
Powering-off DRAM with aggressive page-out to storage-class memory in low power virtual memory system
Yusuke Shirota
,
Shiyo Yoshimura
,
Satoshi Shirai
,
Tatsunori Kanai
.
coolchips 2016
:
1-2
[doi]
ASIC design of MUL-RED Radix-2 Pipeline FFT circuit for 802.11ah system
Thi Hong Tran
,
Soichiro Kanagawa
,
Duc Phuc Nguyen
,
Yasuhiko Nakashima
.
coolchips 2016
:
1-3
[doi]
2015
2015 IEEE Symposium in Low-Power and High-Speed Chips, COOL CHIPS XVIII, Yokohama, Japan, April 13-15, 2015
IEEE,
2015.
[doi]
Power management on 14 nm Intel® Core- M processor
Anant Deval
,
Avinash Ananthakrishnan
,
Craig Forbell
.
coolchips 2015
:
1-3
[doi]
Panel discussions computing technology for autonomous driving
Shinpei Kato
.
coolchips 2015
:
1-2
[doi]
An energy efficient hybrid FPGA-GPU based embedded platform to accelerate face recognition application
Santhosh Kumar Rethinagiri
,
Oscar Palomar
,
Javier Arias Moreno
,
Osman S. Unsal
,
Adrián Cristal
.
coolchips 2015
:
1-3
[doi]
Electronic Paper Display update scheduler for extremely low power non-volatile embedded systems
Yusuke Shirota
,
Shiyo Yoshimura
,
Tatsunori Kanai
.
coolchips 2015
:
1-3
[doi]
A novel energy-efficient data acquisition method for wearable devices
Akira Takeda
,
Akira Yokosawa
,
Shintaro Sano
,
Shunsuke Sasaki
,
Takeshi Kodaka
,
Takahiro Tokuyoshi
,
Toshiki Kizu
.
coolchips 2015
:
1-3
[doi]
Sign in
or
sign up
to see more results.