Journal: IEEE Trans. on Circuits and Systems

Volume 63-I, Issue 9

1325 -- 1336Tetsuya Iizuka, Asad A. Abidi. FET-R-C Circuits: A Unified Treatment - Part I: Signal Transfer Characteristics of a Single-Path
1337 -- 1348Tetsuya Iizuka, Asad A. Abidi. FET-R-C Circuits: A Unified Treatment - Part II: Extension to Multi-Paths, Noise Figure, and Driving-Point Impedance
1349 -- 1359Davide Marano, Alfio Dario Grasso, Gaetano Palumbo, Salvatore Pennisi. Optimized Active Single-Miller Capacitor Compensation With Inner Half-Feedforward Stage for Very High-Load Three-Stage OTAs
1360 -- 1369Fang Tang, Shiping Li, Bo Wang, Amine Bermak, Xichuan Zhou, Shengdong Hu. A Low Power Class-AB Audio Power Amplifier With Dynamic Transconductance Compensation in 55 nm CMOS Process
1370 -- 1380Zhangming Zhu, Jin Hu, Yutao Wang. A 0.45 V, Nano-Watt 0.033% Line Sensitivity MOSFET-Only Sub-Threshold Voltage Reference With no Amplifiers
1381 -- 1392Xuqiang Zheng, Zhijun Wang, Fule Li, Feng Zhao, Shigang Yue, Chun Zhang, Zhihua Wang. A 14-bit 250 MS/s IF Sampling Pipelined ADC in 180 nm CMOS Process
1393 -- 1403Woo-Rham Bae, Gyu-Seob Jeong, Kwanseo Park, Sung-Yong Cho, Yoonsoo Kim, Deog Kyoon Jeong. 2, 12.5 Gb/s Forwarded-Clock Receiver With a Stuck-Free Delay-Locked Loop and a Half-Bit Delay Line in 65-nm CMOS Technology
1404 -- 1415Sagar Ray, Mona Mostafa Hella. A 30-75 dBΩ 2.5 GHz 0.13-μm CMOS Receiver Front-End With Large Input Capacitance Tolerance for Short-Range Optical Communication
1416 -- 1425Yue Chao, Howard C. Luong. Analysis and Design of Wide-Band Millimeter-Wave Transformer-Based VCO and ILFDs
1426 -- 1433Lei Dong, Lifeng Wang, Cong Zhang, Qing-An Huang. A Cyclic Scanning Repeater for Enhancing the Remote Distance of LC Passive Wireless Sensors
1434 -- 1442Vinal Patel, Vaibhav Gandhi, Shashank Heda, Nithin V. George. Design of Adaptive Exponential Functional Link Network-Based Nonlinear Filters
1443 -- 1453Pascal Giard, Gabi Sarkis, Claude Thibeault, Warren J. Gross. Multi-Mode Unrolled Architectures for Polar Decoders
1454 -- 1463Xiaoyang Liu, Zhigang Zeng, Shiping Wen. Implementation of Memristive Neural Network With Full-Function Pavlov Associative Memory
1464 -- 1475Zhihuan Chen, Xiaohui Yuan, Yanbin Yuan, Herbert Ho-Ching Iu, Tyrone Fernando. Parameter Identification of Chaotic and Hyper-Chaotic Systems Using Synchronization-Based Parameter Observer
1476 -- 1486Federico Bizzarri, Angelo Brambilla, Lorenzo Codecasa. Harmonic Balance Based on Two-Step Galerkin Method
1487 -- 1498Firas Odai Hatem, T. Nandha Kumar, Haider A. F. Almurib. x Bi-Layered RRAM
1499 -- 1510Daniele Romano, Giulio Antonini, Mattia D'Emidio, Daniele Frigioni, Alessandro Mori, Mauro Bandinelli. Rigorous DC Solution of Partial Element Equivalent Circuit Models
1511 -- 1520Yuanqi Hu, Pantelis Georgiou. An Automatic Gain Control System for ISFET Array Compensation
1521 -- 1530Federico Milano, Ioannis Dassios. Small-Signal Stability Analysis for Non-Index 1 Hessenberg Form Systems of Delay Differential-Algebraic Equations
1531 -- 1542Suvankar Biswas, Lilly Huang, Vaibhav A. Vaidya, Krishnan Ravichandran, Ned Mohan, Sairaj V. Dhople. Universal Current-Mode Control Schemes to Charge Li-Ion Batteries Under DC/PV Source
1543 -- 1552Hesam Sadeghi Gougheri, Mehdi Kiani. Current-Based Resonant Power Delivery With Multi-Cycle Switching for Extended-Range Inductive Power Transmission

Volume 63-I, Issue 8

1101 -- 1110Stepan Sutula, Michele Dei, Lluís Terés, Francisco Serra-Graells. Variable-Mirror Amplifier: A New Family of Process-Independent Class-AB Single-Stage OTAs for Low-Power SC Circuits
1111 -- 1122Cheng-Ru Ho, Mike Shuo-Wei Chen. A Fractional-N DPLL With Calibration-Free Multi-Phase Injection-Locked TDC and Adaptive Single-Tone Spur Cancellation Scheme
1123 -- 1130Jian-Yu Hsieh, Yi-Chun Huang, Po-Hung Kuo, Tao Wang, Shey-Shi Lu. A 0.45-V Low-Power OOK/FSK RF Receiver in 0.18 μm CMOS Technology for Implantable Medical Applications
1131 -- 1141Hongjia Mo, Michael Peter Kennedy. Masked Dithering of MASH Digital Delta-Sigma Modulators with Constant Inputs Using Linear Feedback Shift Registers
1142 -- 1151Avishek Adhikary, Siddhartha Sen, Karabi Biswas. Practical Realization of Tunable Fractional Order Parallel Resonator and Fractional Order Filters
1152 -- 1163Weize Yu, Selçuk Köse. A Voltage Regulator-Assisted Lightweight AES Implementation Against DPA Attacks
1164 -- 1175Woong Choi, Jongsun Park. A Charge-Recycling Assist Technique for Reliable and Low Power SRAM Design
1176 -- 1187Debajit Bhattacharya, Niraj K. Jha. Ultra-High Density Monolithic 3-D FinFET SRAM With Enhanced Read Stability
1188 -- 1199Yang Zhang, Leandro S. Heck, Matheus T. Moreira, David Zar, Melvin A. Breuer, Ney Laert Vilar Calazans, Peter A. Beerel. Testable MUTEX Design
1200 -- 1209Darjn Esposito, Davide De Caro, Antonio Giuseppe Maria Strollo. Variable Latency Speculative Parallel Prefix Adders for Unsigned and Signed Operands
1210 -- 1221Choon Ki Ahn, Peng Shi 0001, Michael V. Basin. Deadbeat Dissipative FIR Filtering
1222 -- 1230Arturo Buscarino, Claudia Corradino, Luigi Fortuna, Mattia Frasca, Leon O. Chua. Turing Patterns in Memristive Cellular Nonlinear Networks
1231 -- 1242Alberto Bernardini, Kurt James Werner, Augusto Sarti, Julius Orion Smith. Modeling nonlinear wave digital elements using the Lambert function
1243 -- 1254Min Xiao, Wei Xing Zheng, Guoping Jiang, Jinde Cao. Stability and Bifurcation Analysis of Arbitrarily High-Dimensional Genetic Regulatory Networks With Hub Structure and Bidirectional Coupling
1255 -- 1264Fernando Garcia-Redondo, Robert P. Gowers, Albert Crespo-Yepes, Marisa López-Vallejo, Liudi Jiang. SPICE Compact Modeling of Bipolar/Unipolar Memristor Switching Governed by Electrical Thresholds
1265 -- 1275Hai-Tao Zhang, Bin Liu, Zhaomeng Cheng, Guanrong Chen. Model Predictive Flocking Control of the Cucker-Smale Multi-Agent Model With Input Constraints
1276 -- 1282Ramon Gomez. Theoretical Comparison of Direct-Sampling Versus Heterodyne RF Receivers
1283 -- 1294Daniel Günther, Rainer Leupers, Gerd Ascheid. A Scalable, Multimode SVD Precoding ASIC Based on the Cyclic Jacobi Method
1295 -- 1304Mehdi Ayat, Sattar Mirzakuchaki, AliAsghar Beheshti-Shirazi. Design and Implementation of High Throughput, Robust, Parallel M-QAM Demodulator in Digital Communication Receivers
1305 -- 1315Bo Zhao, Nai-Chung Kuo, Ali M. Niknejad. An Inductive-Coupling Blocker Rejection Technique for Miniature RFID Tag
1316 -- 1319Chiou-Yng Lee, Pramod Kumar Meher. m) Using Generalized (a, b)-Way Karatsuba Algorithm"

Volume 63-I, Issue 7

929 -- 938Chin-Yu Lin, Tai-Cheng Lee. A 12-bit 210-MS/s 2-Times Interleaved Pipelined-SAR ADC With a Passive Residue Transfer Technique
939 -- 949Shuai Yuan, Liji Wu, Ziqiang Wang, Xuqiang Zheng, Chun Zhang, Zhihua Wang. A 70 mW 25 Gb/s Quarter-Rate SerDes Transmitter and Receiver Chipset With 40 dB of Equalization in 65 nm CMOS Technology
950 -- 959Fu-To Lin, Shao-Yung Lu, Yu-Te Liao. A 2.2 µW, -12 dBm RF-Powered Wireless Current Sensing Readout Interface IC With Injection-Locking Clock Generation
960 -- 971Sanghyun Heo, Hyunggun Ma, Joohyeb Song, Kyoungmin Park, Eun-Ho Choi, Jae-Joon Kim, Franklin Bien. 72 dB SNR, 240 Hz Frame Rate Readout IC With Differential Continuous-Mode Parallel Architecture for Larger Touch-Screen Panel Applications
972 -- 981Milutin Stanacevic, Shuo Li, Gert Cauwenberghs. Micropower Mixed-Signal VLSI Independent Component Analysis for Gradient Flow Acoustic Source Separation
982 -- 993Xin Fan, Mikkel B. Stegmann, Oliver Schrape, Steffen Zeidler, Isac G. Jensen, Jannich Thorsen, Tobias Bjerregaard, Milos Krstic. Frequency-Domain Optimization of Digital Switching Noise Based on Clock Scheduling
994 -- 1004Andreas Herkle, Joachim Becker, Maurits Ortmanns. Exploiting Weak PUFs From Data Converter Nonlinearity - E.g., A Multibit CT ΔΣ Modulator
1005 -- 1013Jaejoon Choi, Jaehwan Jung, In-Cheol Park. Area-Efficient Approach for Generating Quantized Gaussian Noise
1014 -- 1022Saket Gupta, Carl Monzel, Daniel S. Reed, Yifei Zhang, Mark Winter, Myron Buer. Bitcell-Based Design of On-Chip Process Variability Monitors for Sub-28 nm Memories
1023 -- 1032Younghwi Yang, Hanwool Jeong, Seung Chul Song, Joseph Wang, Geoffrey Yeap, Seong-Ook Jung. Single Bit-Line 7T SRAM Cell for Near-Threshold Voltage Operation With Enhanced Performance and Energy in 14 nm FinFET Technology
1033 -- 1042Moshe Avital, Itamar Levi, Osnat Keren, Alexander Fish. CMOS Based Gates for Blurring Power Information
1043 -- 1054Piotr Zbigniew Wieczorek. Lightweight TRNG Based on Multiphase Timing of Bistables
1055 -- 1066Jérôme Juillard, Pierre Prache, Núria Barniol. Analysis of Mutually Injection-Locked Oscillators for Differential Resonant Sensing
1067 -- 1078Riccardo Trinchero, Paolo Manfredi, Tongyu Ding, Igor S. Stievano. Combined Parametric and Worst Case Circuit Analysis via Taylor Models
1079 -- 1088Qiang Song, Fang Liu, Guanghui Wen, Jinde Cao, Yang Tang. Synchronization of Coupled Harmonic Oscillators via Sampled Position Data Control
1089 -- 1100Pengda Huang, Yongjiu Du, Yamin Li. Stability Analysis and Hardware Resource Optimization in Channel Emulator Design

Volume 63-I, Issue 6

741 -- 750Aliakbar Homayoun, Behzad Razavi. On the Stability of Charge-Pump Phase-Locked Loops
751 -- 762Wasim Hussain, Hussein Fakhoury, Patricia Desgreys, Yves Blaquière, Yvon Savaria. An Asynchronous Delta-Modulator Based A/D Converter for an Electronic System Prototyping Platform
763 -- 772Hesham Omran, Hamzah Alahmadi, Khaled N. Salama. Matching Properties of Femtofarad and Sub-Femtofarad MOM Capacitors
773 -- 784Omar El-Aassar, Mohamed El-Nozahi, Hani F. Ragai. Loss Mechanisms and Optimum Design Methodology for Efficient mm-Waves Class-E PAs
785 -- 794Bahman Kheradmand Boroujeni, Georg Cornelius Schmidt, Daniel Höft, Maxi Bellmann, Katherina Haase, Koichi Ishida, Reza Shabanpour, Tilo Meister, Corrado Carta, Pol Ghesquière, Arved C. Hübler, Frank Ellinger. A Fully-Printed Self-Biased Polymeric Audio Amplifier for Driving Fully-Printed Piezoelectric Loudspeakers
795 -- 805Zhijian Lu, Jing Jin, Tingting Mo, Jianjun Zhou. Analysis of Input LCR Matched N-Path Filter
806 -- 817Oskar Andersson, Babak Mohammadi, Pascal Meinerzhagen, Andreas Burg, Joachim Neves Rodrigues. Ultra Low Voltage Synthesizable Memories: A Trade-Off Discussion in 65 nm CMOS
818 -- 826Jinling Xing, Alexander Serb, Ali Khiat, Radu Berdan, Hui Xu, Themistoklis Prodromakis. An FPGA-Based Instrument for En-Masse RRAM Characterization With ns Pulsing Resolution
827 -- 835Alexander Serb, William Redman-White, Christos Papavassiliou, Themistoklis Prodromakis. Practical Determination of Individual Element Resistive States in Selectorless RRAM Arrays
836 -- 847Eythan Familier, Ian Galton. Second and Third-Order Noise Shaping Digital Quantizers for Low Phase Noise and Nonlinearity-Induced Spurious Tones in Fractional-N PLLs
848 -- 858Saihua Xu, Yong Ching Lim, Jun Wei Lee. Recursive Filters for Time-Interleaved ADC Mismatch Compensation
859 -- 870Nicholas Tzou, Debesh Bhatta, Xian Wang, Te-Hui Chen, Sen-Wen Hsiao, Barry J. Muldrey, Hyun Woo Choi, Abhijit Chatterjee. Concurrent Multi-Channel Crosstalk Jitter Characterization Using Coprime Period Channel Stimulus
871 -- 882Bosco H. Leung. Noise Spike Model in Relaxation Oscillators Based on Physical Phase Change
883 -- 894Ali Nikoofard, Siavash Kananian, Ali Fotowat Ahmady. Off-Resonance Oscillation, Phase Retention, and Orthogonality Modeling in Quadrature Oscillators
895 -- 904Joseph S. Friedman, Laurie E. Calvet, Pierre Bessière, Jacques Droulez, Damien Querlioz. Bayesian Inference With Muller C-Elements
905 -- 915Antonio Buonomo, Alessandro Lo Schiavo. Investigation of Modes in Double-Tuned LC-VCOs
916 -- 925Arnau Dòria-Cerezo, Josep M. Olm, Mario di Bernardo, Emmanuel Nuño. Modelling and Control for Bounded Synchronization in Multi-Terminal VSC-HVDC Transmission Networks

Volume 63-I, Issue 2

169 -- 180Mohsen Moezzi, Mehrdad Sharif Bakhtiar. Design of LC Resonator for Low Phase Noise Oscillators
181 -- 190Naveen Suda, Jounghyuk Suh, Nagib Hakim, Yu Cao, Bertan Bakkaloglu. A 65 nm Programmable ANalog Device Array (PANDA) for Analog Circuit Emulation
191 -- 199Hongjie Zhu, Milin Zhang, Yuanming Suo, Trac D. Tran, Jan Van der Spiegel. Design of a Digital Address-Event Triggered Compressive Acquisition Image Sensor
200 -- 210Dries Vercaemer, Pieter Rombouts. Analyzing the Effect of Clock Jitter on Self-Oscillating Sigma Delta Modulators
211 -- 221Chetan Singh Thakur, Runchun Wang, Tara Julia Hamilton, Jonathan Tapson, André van Schaik. A Low Power Trainable Neuromorphic Integrated Circuit That Is Tolerant to Device Mismatch
222 -- 232Noa Edri, Pascal Meinerzhagen, Adam Teman, Andreas Burg, Alexander Fish. Silicon-Proven, Per-Cell Retention Time Distribution Model for Gain-Cell Based eDRAMs
233 -- 244Feng Feng, Jiajia Chen, Chip-Hong Chang. Hypergraph Based Minimum Arborescence Algorithm for the Optimization and Reoptimization of Multiple Constant Multiplications
245 -- 255Xiaofeng Liao. Dynamical Behavior of Chua's Circuit With Lossless Transmission Line
256 -- 264Silvia Giannini 0001, Antonio Petitti, Donato Di Paola, Alessandro Rizzo. Asynchronous Max-Consensus Protocol With Time Delays: Convergence Results and Applications
265 -- 275Atsutake Kosuge, Akira Okada, Masao Taguchi, Hiroki Ishikuro, Tadahiro Kuroda. A 280 Mb/s In-Vehicle LAN System Using Electromagnetic Clip Connector and High-EMC Transceiver
276 -- 287Seungnam Choi, Hyunwoo Son, Jongshin Shin, Sang Hyun Lee, Byungsub Kim, Hong June Park, Jae-Yoon Sim. A 0.65-to-10.5 Gb/s Reference-Less CDR With Asynchronous Baud-Rate Sampling for Frequency Acquisition and Adaptive Equalization
288 -- 299Jian Wang, Kangli Zhang, Harald Kröll, Jibo Wei. Design of QPP Interleavers for the Parallel Turbo Decoding Architecture
300 -- 311Jayant Charthad, Nemat Dolatsha, Angad Rekhi, Amin Arbabian. System-Level Analysis of Far-Field Radio Frequency Power Delivery for mm-Sized Sensor Nodes
312 -- 321Federico Bizzarri, Angelo Brambilla, Federico Milano. The Probe-Insertion Technique for the Detection of Limit Cycles in Power Systems
322 -- 333Antonio Trias, José Luis Marín. The Holomorphic Embedding Loadflow Method for DC Power Systems and Nonlinear DC Circuits

Volume 63-I, Issue 12

2109 -- 2111Andrea Mazzanti, Christoph Studer, Filippo Neri, Josep M. Olm, Yichuang Sun. Guest Editorial Special Issue on the 2016 IEEE International Symposium on Circuits and Systems (ISCAS 2016)
2112 -- 2119Igor M. Filanovsky. Property of Rational Functions Related to Band-Pass Transformation With Application to Symmetric Filters Design
2120 -- 2127Alessandro Vallero, Ioulia Tzouvadaki, Francesca Puppo, Marie-Agnes Doucey, Jean-François Delaloye, Giovanni De Micheli, Sandro Carrara. Memristive Biosensors Integration With Microfluidic Platform
2128 -- 2138Rahul Pandey, Saurabh Mookerjea, Suman Datta. Opportunities and Challenges of Tunnel FETs
2139 -- 2148Heba Abunahla, Baker Mohammad, Dirar Homouz, Curtis J. Okelly. Modeling Valance Change Memristor Device: Oxide Thickness, Material Type, and Temperature Effects
2149 -- 2157Pei-Chen Lee, Jin-Yi Lin, Chih-Cheng Hsieh. A 0.4 V 1.94 fJ/conversion-step 10 bit 750 kS/s SAR ADC with Input-Range-Adaptive Switching
2158 -- 2168Hassan Sepehrian, Amin Yekani, Leslie A. Rusch, Wei Shi. CMOS-Photonics Codesign of an Integrated DAC-Less PAM-4 Silicon Photonic Transmitter
2169 -- 2179Vedat Tavsanoglu. Decomposition of the Nodal Conductance Matrix of a Planar Resistive Grid and Derivation of Its Eigenvalues and Eigenvectors Using the Kronecker Product and Sum With Application to CNN Image Filters
2180 -- 2188Changhyeon Kim, Kyeongryeol Bong, Sungpill Choi, Kyuho Jason Lee, Hoi-Jun Yoo. A CMOS Image Sensor-Based Stereo Matching Accelerator With Focal-Plane Sparse Rectification and Analog Census Transform
2189 -- 2199Frank L. Maldonado Huayaney, Stephen Nease, Elisabetta Chicca. Learning in Silicon Beyond STDP: A Neuromorphic Implementation of Multi-Factor Synaptic Plasticity With Calcium-Based Dynamics
2200 -- 2208Shoubhik Gupta, Hadi Heidari, Anastasios Vilouras, Leandro Lorenzelli, Ravinder Dahiya. Device Modelling for Bendable Piezoelectric FET-Based Touch Sensing System
2209 -- 2221Kaship Sheikh, Shu-Jen Han, Lan Wei. CNFET With Process Imperfection: Impact on Circuit-Level Yield and Device Optimization
2222 -- 2235Ahmedullah Aziz, Nicholas Jao, Suman Datta, Sumeet Kumar Gupta. Analysis of Functional Oxide based Selectors for Cross-Point Memories
2236 -- 2244Poorna Marthi, Nazir Hossain, Huan Wang, Jean-François Millithaler, Martin Margala, Ignacio Iñiguez-de-la-Torre, Javier Mateos, Tomás González. Design and Analysis of High Performance Ballistic Nanodevice-Based Sequential Circuits Using Monte Carlo and Verilog AMS Simulations
2245 -- 2256Yuxiang Huan, Ning Ma, Jia Mao, Stefan Blixt, Zhonghai Lu, Zhuo Zou, Li-Rong Zheng. A 101.4 GOPS/W Reconfigurable and Scalable Control-Centric Embedded Processor for Domain-Specific Applications
2257 -- 2266Wu-Sheng Lu, Takao Hinamoto. A Unified Approach to the Design of Interpolated and Frequency-Response-Masking FIR Filters
2267 -- 2277Abhronil Sengupta, Kaushik Roy 0001. A Vision for All-Spin Neural Networks: A Device to System Perspective
2278 -- 2289Ticao Jiao, Wei Xing Zheng, Shengyuan Xu. On Stability of a Class of Switched Nonlinear Systems Subject to Random Disturbances
2290 -- 2303Junxiu Liu, Jim Harkin, Liam P. Maguire, Liam McDaid, John J. Wade, George Martin. Scalable Networks-on-Chip Interconnected Architecture for Astrocyte-Neuron Networks
2304 -- 2312Zbigniew Galias. Rigorous Analysis of Chua's Circuit With a Smooth Nonlinearity
2313 -- 2322Stephen Sunter, Krzysztof Jurga, Andrew Laidler. Using Mixed-Signal Defect Simulation to Close the Loop Between Design and Test
2323 -- 2333Hao Zou, Yasser Moursy, Ramy Iskander, Alexander Steinmair, Heimo Gensinger, Ehrenfried Seebacher, Jean-Paul Chaput, Marie-Minerve Louërat. Using CAD Tool for Substrate Parasitic Modeling in Smart Power Technology
2334 -- 2346Oscar Castañeda, Tom Goldstein, Christoph Studer. Data Detection in Large Multi-Antenna Wireless Systems via Approximate Semidefinite Relaxation
2347 -- 2356Chun-Yi Liu, Meng-Siou Sie, Edmund Wen Jen Leong, Yu-Cheng Yao, Henry Lopez Davila, Chih-Wei Jen, Wei-Chang Liu, Shyh-Jye Jou. An 8X-Parallelism Memory Access Reordering Polyphase Network for 60 GHz FBMC-OQAM Baseband Receiver
2357 -- 2367Michael Wu, Chris Dick, Joseph R. Cavallaro, Christoph Studer. High-Throughput Data Detection for Massive MU-MIMO-OFDM Using Coordinate Descent
2368 -- 2380Seyyed Ali Hashemi, Carlo Condo, Warren J. Gross. A Fast Polar Code List Decoder Architecture Based on Sphere Decoding
2381 -- 2392Manxin Chen, Kerui Li, Jiefeng Hu, Adrian Ioinovici. Generation of a Family of Very High DC Gain Power Electronics Circuits Based on Switched-Capacitor-Inductor Cells Starting from a Simple Graph

Volume 63-I, Issue 11

1785 -- 1793Emil otev, Cong Huang, Leo C. N. de Vreede, John R. Long, Wouter A. Serdijn, Chris J. M. Verhoeven. 2 Cancellation
1794 -- 1806Ming Yang, Gordon W. Roberts. Synthesis of High Gain Operational Transconductance Amplifiers for Closed-Loop Operation Using a Generalized Controller-Based Compensation Method
1807 -- 1815Elena Cabrera-Bernal, Salvatore Pennisi, Alfio Dario Grasso, Antonio Torralba 0002, Ramón González Carvajal. 0.7-V Three-Stage Class-AB CMOS Operational Transconductance Amplifier
1816 -- 1824Jiacheng Wang, Wang Ling Goh, Xin Liu, Jun Zhou. A 12.77-MHz 31 ppm/°C On-Chip RC Relaxation Oscillator With Digital Compensation Technique
1825 -- 1832Glauco Rogerio Cugler Fiorante, Javad Ghasemi, Payman Zarkesh-Ha, Sanjay Krishna. Spatio-Temporal Bias-Tunable Readout Circuit for On-Chip Intelligent Image Processing
1833 -- 1844Tiffany Moy, Warren Rieutort-Louis, Sigurd Wagner, James C. Sturm, Naveen Verma. A Thin-Film, Large-Area Sensing and Compression System for Image Detection
1845 -- 1853Wei-Sung Chang, Tai-Cheng Lee. A 5 GHz Fractional-N ADC-Based Digital Phase-Locked Loops With -243.8 dB FOM
1854 -- 1865Harald Homulle, Stefan Visser, Edoardo Charbon. A Cryogenic 1 GSa/s, Soft-Core FPGA ADC for Quantum Computing Applications
1866 -- 1875Sangwoo Lee, Woojin Jo, Seung-Woo Song, Youngcheol Chae. A 300-µW Audio ΔΣ Modulator With 100.5-dB DR Using Dynamic Bias Inverter
1876 -- 1888Manuel J. Barragan, Rshdee Alhakim, Haralampos-G. D. Stratigopoulos, Matthieu Dubois, Salvador Mir, Hervé Le Gall, Neha Bhargava, Ankur Bal. A Fully-Digital BIST Wrapper Based on Ternary Test Stimuli for the Dynamic Test of a 40 nm CMOS 18-bit Stereo Audio ΣΔ ADC
1889 -- 1897Yunsoo Park, Jintae Kim, Chulwoo Kim. A Scalable Bandwidth Mismatch Calibration Technique for Time-Interleaved ADCs
1898 -- 1909Allen Waters, Jason Muhlestein, Un-Ku Moon. Analysis of Metastability Errors in Conventional, LSB-First, and Asynchronous SAR ADCs
1910 -- 1920Sandeep Mishra, Telajala Venkata Mahendra, Anup Dandapat. A 9-T 833-MHz 1.72-fJ/Bit/Search Quasi-Static Ternary Fully Associative Cache Tag With Selective Matchline Evaluation for Wire Speed Applications
1921 -- 1932Amit Kazimirsky, Shmuel Wimer. Opportunistic Refreshing Algorithm for eDRAM Memories
1933 -- 1943Alfonso Sánchez-Macián, Pedro Reviriego, Juan Antonio Maestro. Combined SEU and SEFI Protection for Memories Using Orthogonal Latin Square Codes
1944 -- 1953Raziyeh Salarifard, Siavash Bayat Sarmadi, Mohammad Farmani. m) in Dual and Triangular Bases
1954 -- 1963Wen Yan, Milos D. Ercegovac, He Chen. An Energy-Efficient Multiplier With Fully Overlapped Partial Products Reduction and Final Addition
1964 -- 1973Paolo Maffezzoni, Bichoy Bahr, Zheng Zhang, Luca Daniel. Analysis and Design of Boolean Associative Memories Made of Resonant Oscillator Arrays
1974 -- 1985Benoit Larras, Cyril Lahuec, Fabrice Seguin, Matthieu Arzel. Ultra-Low-Energy Mixed-Signal IC Implementing Encoded Neural Networks
1986 -- 1996Moslem Heidarpour, Arash Ahmadi, Rashid Rashidzadeh. A CORDIC Based Digital Hardware For Adaptive Exponential Integrate and Fire Neuron
1997 -- 2009Fernando Corinto, Mauro Forti. Memristor Circuits: Flux - Charge Analysis Method
2010 -- 2021Hui Liu, Haibo Wan, Chi K. Tse, Jinhu Lu. An Encryption Scheme Based on Synchronization of Two-Layered Complex Dynamical Networks
2022 -- 2035Martin Andraud, Haralampos-G. D. Stratigopoulos, Emmanuel Simeu. One-Shot Non-Intrusive Calibration Against Process Variations for Analog/RF Circuits
2036 -- 2047Hong-xiang Hu, Wenwu Yu, Guanghui Wen, Qi Xuan, Jinde Cao. Reverse Group Consensus of Multi-Agent Systems in the Cooperation-Competition Network
2048 -- 2061Aleksandra Lekic, Dusan M. Stipanovic. Hysteresis Switching Control of the Ćuk Converter
2062 -- 2072Jienan Chen, Zhenbing Zhang, Hao Lu, JianHao Hu, Gerald E. Sobelman. An Intra-Iterative Interference Cancellation Detector for Large-Scale MIMO Communications Based on Convex Optimization
2073 -- 2085Nai-Chung Kuo, Bo Zhao, Ali M. Niknejad. Inductive Power Transfer Uplink Using Rectifier Second-Order Nonlinearity
2086 -- 2097Mayank Kumar, Rajesh Gupta. Stability and Sensitivity Analysis of Uniformly Sampled DC-DC Converter With Circuit Parasitics
2098 -- 2107Amit Kumar Singha, Santanu Kapat. A Unified Framework for Analysis and Design of a Digitally Current-Mode Controlled Buck Converter

Volume 63-I, Issue 10

1557 -- 1566Dima Kilani, Mohammad Alhawari, Baker Mohammad, Hani H. Saleh, Mohammed Ismail. An Efficient Switched-Capacitor DC-DC Buck Converter for Self-Powered Wearable Electronics
1567 -- 1578Sung-Wan Hong, Gyu-Hyeong Cho. A Pseudo Single-Stage Amplifier With an Adaptively Varied Medium Impedance Node for Ultra-High Slew Rate and Wide-Range Capacitive-Load Drivability
1579 -- 1591Lutfi Albasha, Chris Clifton, Yoshikatsu Jingu, Alan Lawrenson, Hideshi Motoyama, Souheil Bensmida, Kevin A. Morris, Kazumasa Kohama. An Ultra-Wideband Digitally Programmable Power Amplifier With Efficiency Enhancement for Cellular and Emerging Wireless Communication Standards
1592 -- 1604Sangjin Byun. A 400 Mb/s∼2.5 Gb/s Referenceless CDR IC Using Intrinsic Frequency Detection Capability of Half-Rate Linear Phase Detector
1605 -- 1615Tae Hwan Jin, Hong Gul Han, Tae-Wook Kim. Time-of-Arrival Measurement Using Adaptive CMOS IR-UWB Range Finder With Scalable Resolution
1616 -- 1627Shubin Liu, Yi Shen, Zhangming Zhu. A 12-Bit 10 MS/s SAR ADC With High Linearity and Energy-Efficient Switching
1628 -- 1638Jae-Won Nam, Mike Shuo-Wei Chen. An Embedded Passive Gain Technique for Asynchronous SAR ADC Achieving 10.2 ENOB 1.36-mW at 95-MS/s in 65 nm CMOS
1639 -- 1651Tzu-Fan Wu, Sourya Dey, Mike Shuo-Wei Chen. A Nonuniform Sampling ADC Architecture With Reconfigurable Digital Anti-Aliasing Filter
1652 -- 1660Kien Trinh Quang, Sergio Ruocco, Massimo Alioto. Novel Boosted-Voltage Sensing Scheme for Variation-Resilient STT-MRAM Read
1661 -- 1672Ting-Sheng Chen, Ding-Yuan Lee, Tsung-Te Liu, An-Yeu Wu. Dynamic Reconfigurable Ternary Content Addressable Memory for OpenFlow-Compliant Low-Power Packet Processing
1673 -- 1681Stepan Lapshev, S. M. Rezaul Hasan. New Low Glitch and Low Power DET Flip-Flops Using Multiple C-Elements
1682 -- 1689Roozbeh Abdollahi, Khayrollah Hadidi, Abdollah Khoei. A Simple and Reliable System to Detect and Correct Setup/Hold Time Violations in Digital Circuits
1690 -- 1700Seyed Mohammad Ali Zeinolabedin, Jun Zhou, Tony Tae-Hyoung Kim. A Power and Area Efficient Ultra-Low Voltage Laplacian Pyramid Processing Engine With Adaptive Data Compression
1701 -- 1713Xin Lou, Ya Jun Yu, Pramod Kumar Meher. Analysis and Optimization of Product-Accumulation Section for Efficient Implementation of FIR Filters
1714 -- 1725Zirui Xing, Yuanqing Xia. Distributed Federated Kalman Filter Fusion Over Multi-Sensor Unreliable Networked Systems
1726 -- 1736Le Zheng, Zhenzhi Wu, Mingoo Seok, Xiaodong Wang, Quanhua Liu. 1) Complex Approximate Message Passing: Cross-layer Design
1737 -- 1745Mario Garrido. A New Representation of FFT Algorithms Using Triangular Matrices
1746 -- 1757Fei Lu 0004, Rui Ma, Zongyu Dong, Li Wang, Chen Zhang, Chenkun Wang, Qi Chen, X. Shawn Wang, Feilong Zhang, Cheng Li, He Tang, Yuhua Cheng, Albert Z. Wang. A Systematic Study of ESD Protection Co-Design With High-Speed and High-Frequency ICs in 28 nm CMOS
1758 -- 1770Minh-Tien Nguyen, Chadi Jabbour, Majid Homayouni, David Duperray, Pascal Triaire, Van Tam Nguyen. System Design for Direct RF-to-Digital ΔΣ Receiver
1771 -- 1781Baoyu Hou, Xiang Li, Guanrong Chen. Structural Controllability of Temporally Switching Networks

Volume 63-I, Issue 1

1 -- 11Oriel Shoshani, Steven W. Shaw. Phase Noise Reduction and Optimal Operating Conditions for a Pair of Synchronized Oscillators
12 -- 22Andrei Grebennikov. High-Efficiency Class-E Power Amplifier With Shunt Capacitance and Shunt Filter
23 -- 33ByongChan Lim, Mark Horowitz. Error Control and Limit Cycle Elimination in Event-Driven Piecewise Linear Analog Functional Models
34 -- 45Hamidreza Mafi, Mohammad Yavari, Hossein Shamsi. Digital Calibration of DAC Unit Elements Mismatch in Pipelined ADCs
46 -- 57Sung-Wan Hong, Gyu-Hyeong Cho. High-Gain Wide-Bandwidth Capacitor-Less Low-Dropout Regulator (LDO) for Mobile Applications Utilizing Frequency Response of Multiple Feedback Loops
58 -- 69José Luis Imaña. m) for Special Pentanomials
70 -- 79Cheng-Yen Lee, Ping-Hsuan Hsieh, Chia-Hsiang Yang. A Standard-Cell-Design-Flow Compatible Energy-Recycling Logic With 70% Energy Saving
80 -- 90Ata Khorami, Mohammad Sharifkhani. General Characterization Method and a Fast Load-Charge-Preserving Switching Procedure for the Stepwise Adiabatic Circuits
91 -- 102Jinil Chung, Kenneth Ramclam, Jongsun Park, Swaroop Ghosh. Exploiting Serial Access and Asymmetric Read/Write of Domain Wall Memory for Area and Energy-Efficient Digital Signal Processor Design
103 -- 113Takao Hinamoto, Akimitsu Doi, Wu-Sheng Lu. Minimization of Weighted Pole and Zero Sensitivity for State-Space Digital Filters
114 -- 121Nikita Barabanov, Romeo Ortega, Robert Griñó, Boris T. Polyak. On Existence and Stability of Equilibria of Linear Time-Invariant Systems With Constant Power Loads
122 -- 133Il-Min Yi, Soo-Min Lee, Seung-Jun Bae, Young-Soo Sohn, Jung Hwan Choi, Seong-Jin Jang, Byungsub Kim, Jae-Yoon Sim, Hong June Park. A 40 mV-Differential-Channel-Swing Transceiver Using a RX Current-Integrating TIA and a TX Pre-Emphasis Equalizer With a CML Driver at 9 Gb/s
134 -- 145Qing Lu, Jianfeng Fan, Chiu-Wing Sham, Wai Man Tam, Francis C. M. Lau. A 3.0 Gb/s Throughput Hardware-Efficient Decoder for Cyclically-Coupled QC-LDPC Codes
146 -- 156Hua Yang, Wallace Kit-Sang Tang, Guanrong Chen, Guo-Ping Jiang. System Design and Performance Analysis of Orthogonal Multi-Level Differential Chaos Shift Keying Modulation Scheme
157 -- 167Junghyun Ham, Jongseok Bae, Hyungchul Kim, Mincheol Seo, Hwiseob Lee, Keum-Cheol Hwang, Kang-Yoon Lee, Cheon-Seok Park, Deukhyoun Heo, Youngoo Yang. CMOS Power Amplifier Integrated Circuit With Dual-Mode Supply Modulator for Mobile Terminals