The following publications are possibly variants of this publication:
- Logic/Clock-Path-Aware At-Speed Scan Test Generation for Avoiding False Capture Failures and Reducing Clock StretchK. Asada, Xiaoqing Wen, Stefan Holst, Kohei Miyase, Seiji Kajihara, Michael A. Kochte, Eric Schneider, Hans-Joachim Wunderlich, J. Qian. ats 2015: 103-108 [doi]
- Power-aware test generation with guaranteed launch safety for at-speed scan testingXiaoqing Wen, Kazunari Enokimoto, Kohei Miyase, Yuta Yamato, Michael A. Kochte, Seiji Kajihara, Patrick Girard, Mohammad Tehranipoor. vts 2011: 166-171 [doi]
- Timing-Accurate Estimation of IR-Drop Impact on Logic- and Clock-Paths During At-Speed Scan TestStefan Holst, Eric Schneider, Xiaoqing Wen, Seiji Kajihara, Yuta Yamato, Hans-Joachim Wunderlich, Michael A. Kochte. ats 2016: 19-24 [doi]
- Clock-gating-aware low launch WSA test pattern generation for at-speed scan testingYi-Tsung Lin, Jiun-Lang Huang, Xiaoqing Wen. itc 2011: 1-7 [doi]
- A Capture-Safe Test Generation Scheme for At-Speed Scan TestingX. Wen, Kohei Miyase, Seiji Kajihara, Hiroshi Furukawa, Yuta Yamato, Atsushi Takashima, Kenji Noda, H. Ito, Kazumi Hatayama, Takashi Aikyo, Kewal K. Saluja. ets 2008: 55-60 [doi]
- Case Studies on Transition Fault Test Generation for At-speed Scan TestingNor Azura Zakaria, Edward V. Bautista Jr., Suhaimi Bahisham Jusoh, Weng Fook Lee, Xiaoqing Wen. dft 2010: 180-188 [doi]