The following publications are possibly variants of this publication:
- 2 32nm 32Gb MLC NAND-flash memory with 200MB/s asynchronous DDR interfaceHyunggon Kim, Jung-hoon Park, Ki Tae Park, Pansuk Kwak, Ohsuk Kwon, Chulbum Kim, Younyeol Lee, Sangsoo Park, Kyungmin Kim, Doohyun Cho, Juseok Lee, Jungho Song, Soowoong Lee, Hyukjun Yoo, Sanglok Kim, Seungwoo Yu, Sungjun Kim, SungSoo Lee, Kyehyun Kyung, Yong-Ho Lim, Chilhee Chung. isscc 2010: 442-443 [doi]
- A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program ThroughputKen Takeuchi, Yasushi Kameda, Susumu Fujimura, Hiroyuki Otake, Koji Hosono, Hitoshi Shiga, Yoshihisa Watanabe, Takuya Futatsuyama, Yoshihiko Shindo, Masatsugu Kojima, Makoto Iwai, Masanobu Shirakawa, Masayuki Ichige, Kazuo Hatakeyama, Shinichi Tanaka, Teruhiko Kamei, Jia-Yi Fu, Adi Cernea, Y. Li, Masaaki Higashitani, Gertjan Hemink, Shinji Sato, Ken Oowada, Shih-Chung Lee, Naoki Hayashida, Jun Wan, Jeffrey Lutze, Shouchang Tsao, Mehrdad Mofidi, Kiyofumi Sakurai, Naoya Tokiwa, Hiroko Waki, Yasumitsu Nozawa, Kazuhisa Kanazawa, Shigeo Ohshima. isscc 2006: 507-516 [doi]
- A 48nm 32Gb 8-level NAND flash memory with 5.5MB/s program throughputSeung-Ho Chang, Sok-Kyu Lee, Seong Je Park, Min-Joong Jung, Jung-Chul Han, In-Soo Wang, Kyu-Hee Lim, Jung Hwan Lee, Ji-Hwan Kim, Won-Kyung Kang, Tai-Kyu Kang, Hee-Su Byun, Yujong Noh, Lee-Hyun Kwon, Bon-Kwang Koo, Myung Cho, Joong-Seob Yang, Yo-Hwan Koh. isscc 2009: 240-241 [doi]
- A 3bit/cell 32Gb NAND flash memory at 34nm with 6MB/s program throughput and with dynamic 2b/cell blocks configuration mode for a program throughput increase up to 13MB/sG. G. Marotta, A. Macerola, A. D'Alessandro, A. Torsi, C. Cerafogli, C. Lattaro, C. Musilli, D. Rivers, E. Sirizotti, F. Paolini, G. Imondi, G. Naso, G. Santin, L. Botticchio, L. De Santis, L. Pilolli, M. L. Gallese, M. Incarnati, M. Tiburzi, P. Conenna, S. Perugini, V. Moschiano, W. Di Francesco, Matt Goldman, Chris Haid, D. Di Cicco, D. Orlandi, F. Rori, Massimo Rossini, Tommaso Vali, R. Ghodsi, Frank Roohparvar. isscc 2010: 444-445 [doi]
- A 64Gb 533Mb/s DDR interface MLC NAND Flash in sub-20nm technologyDaeyeal Lee, Ik Joon Chang, Sangyong Yoon, Joonsuc Jang, Dong-Su Jang, Wook-Ghee Hahn, Jong-Yeol Park, Doo-Gon Kim, Chiweon Yoon, Bong-Soon Lim, ByungJun Min, Sung-Won Yun, Ji-Sang Lee, Il Han Park, Kyung-Ryun Kim, Jeong-Yun Yun, Youse Kim, Yong-Sung Cho, Kyung-Min Kang, Sang-Hyun Joo, Jin-Young Chun, Jung-No Im, Seunghyuk Kwon, Seokjun Ham, AnSoo Park, Jae-Duk Yu, Nam Hee Lee, Tae-Sung Lee, Moosung Kim, Hoosung Kim, Ki-Whan Song, Byung-gil Jeon, Kihwan Choi, Jin-Man Han, Kyehyun Kyung, Youngho Lim, Young-Hyun Jun. isscc 2012: 430-432 [doi]
- A 7MB/s 64Gb 3-bit/cell DDR NAND flash memory in 20nm-node technologyKi Tae Park, Ohsuk Kwon, Sangyong Yoon, Myung-Hoon Choi, In-Mo Kim, Bo-Geun Kim, Min-Seok Kim, Yoon-Hee Choi, Seung-Hwan Shin, Youngson Song, Joo-Yong Park, Jae-Eun Lee, Chang-Gyu Eun, Ho Chul Lee, Hyeong-Jun Kim, Jun-Hee Lee, Jong-Young Kim, Tae-Min Kweon, Hyun-Jun Yoon, Taehyun Kim, Dong-Kyo Shim, Jongsun Sel, Ji-Yeon Shin, Pansuk Kwak, Jin-Man Han, Keon-Soo Kim, SungSoo Lee, Youngho Lim, Tae-Sung Jung. isscc 2011: 212-213 [doi]
- Evolution of NAND Flash Memory InterfaceSang Lyul Min, Eyee Hyun Nam, Young Hee Lee. APCSAC 2007: 75-79 [doi]
- 800 MB/s DDR NAND Flash Memory Multi-Chip Package With Source-Synchronous Interface for Point-to-Point Ring TopologyPeter Gillingham, David Chinn, Eric Choi, Jin Ki Kim, Don MacDonald, Hakjune Oh, Hong-Beom Pyeon, Roland Schuetz. access, 1:811-816, 2013. [doi]
- A 21 nm High Performance 64 Gb MLC NAND Flash Memory With 400 MB/s Asynchronous Toggle DDR InterfaceChulbum Kim, Jinho Ryu, Tae-Sung Lee, Hyunggon Kim, Jaewoo Lim, JaeYong Jeong, Seonghwan Seo, Hongsoo Jeon, Bokeun Kim, Inyoul Lee, Dooseop Lee, Pansuk Kwak, Seongsoon Cho, Yongsik Yim, Changhyun Cho, Woopyo Jeong, Kwang-Il Park, Jin-Man Han, Duheon Song, Kyehyun Kyung, Youngho Lim, Young-Hyun Jun. jssc, 47(4):981-989, 2012. [doi]
- Multilevel Dual-Channel NAND Flash Memories with High Read and Program Verifying Speeds Utilizing Asymmetrically-Doped Channel RegionsJoung Woo Lee, Joo Hyung You, Sang Hyun Jang, Kae-Dal Kwack, Tae-Whan Kim. ieicet, 93-C(5):654-657, 2010. [doi]
- An Efficient Buffer Management Scheme for Implementing a B-Tree on NAND Flash MemoryHyun-Seob Lee, Sangwon Park, Ha-Joo Song, Dong-Ho Lee. icess 2007: 181-192 [doi]