The following publications are possibly variants of this publication:
- Buffer block planning for interconnect-driven floorplanningJason Cong, Tianming Kong, David Zhigang Pan. iccad 1999: 358-363 [doi]
- Simultaneous floorplanning and buffer block planningIris Hui-Ru Jiang, Yao-Wen Chang, Jing-Yang Jou, Kai-Yuan Chao. aspdac 2003: 431-434 [doi]
- Interconnect-Driven Floorplanning with Noise-Aware Buffer PlanningKatherine Shu-Min Li, Yingchieh Ho, Liang-Bi Chen. ieicet, 96-A(12):2467-2474, 2013. [doi]
- Noise-aware buffer planning for interconnect-driven floorplanningKatherine Shu-Min Li, Yih-Huai Cherng, Yao-Wen Chang. aspdac 2003: 423-426 [doi]
- Simultaneous block and I/O buffer floorplanning for flip-chip designChih-Yang Peng, Wen-Chang Chao, Yao-Wen Chang, Jyh-Herng Wang. aspdac 2006: 213-218 [doi]
- Integrated power supply planning and floorplanningI-Min Liu, Hung-Ming Chen, Tan-Li Chou, Adnan Aziz, D. F. Wong. aspdac 2001: 589-594 [doi]