The following publications are possibly variants of this publication:
- Using Launch-on-Capture for Testing BIST Designs Containing Synchronous and Asynchronous Clock DomainsL.-T. Wang, X. Wen, S. Wu, H. Furukawa, H.-J. Chao, B. Sheu, J. Guo, W.-B. Jone. tcad, 29(2):299-312, 2010. [doi]
- Using Launch-on-Capture for Testing Scan Designs Containing Synchronous and Asynchronous Clock DomainsShianling Wu, Laung-Terng Wang, Xiaoqing Wen, Zhigang Jiang, Lang Tan, Yu Zhang, Yu Hu, Wen-Ben Jone, Michael S. Hsiao, James Chien-Mo Li, Jiun-Lang Huang, Lizhen Yu. tcad, 30(3):455-463, 2011. [doi]
- Launch-on-Shift Test Generation for Testing Scan Designs Containing Synchronous and Asynchronous Clock DomainsShianling Wu, Laung-Terng Wang, Xiaoqing Wen, Wen-Ben Jone, Michael S. Hsiao, Fangfang Li, James Chien-Mo Li, Jiun-Lang Huang. todaes, 17(4):48, 2012. [doi]
- At-Speed Logic BIST Architecture for Multi-Clock DesignsLaung-Terng Wang, Xiaoqing Wen, Po-Ching Hsu, Shianling Wu, Jonhson Guo. iccd 2005: 475-478 [doi]
- At-speed logic BIST using a frozen clock testing strategyJongshin Shin, Xiaoming Yu, Elizabeth M. Rudnick, Miron Abramovici. itc 2001: 64-71
- Logic BIST Architecture for System-Level Test and DiagnosisJun Qian, Xingang Wang, Qinfu Yang, Fei Zhuang, Junbo Jia, Xiangfeng Li, Yuan Zuo, Jayanth Mekkoth, Jinsong Liu, Hao-Jan Chao, Shianling Wu, Huafeng Yang, Lizhen Yu, Feifei Zhao, Laung-Terng Wang. ats 2009: 21-26 [doi]